- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄378277 > ADC08100 (National Semiconductor Corporation) 8-Bit, 20 MSPS to 100 MSPS, 1.3 mW/MSPS A/D Converter PDF資料下載
參數(shù)資料
| 型號(hào)： | ADC08100 |
| 廠商： | National Semiconductor Corporation |
| 英文描述： | 8-Bit, 20 MSPS to 100 MSPS, 1.3 mW/MSPS A/D Converter |
| 中文描述： | 8位，20 MSPS的100 MSPS的，1.3毫瓦/ MSPS的A / D轉(zhuǎn)換 |
| 文件頁(yè)數(shù)： | 18/19頁(yè) |
| 文件大?。?/td> | 572K |
| 代理商： | ADC08100 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)當(dāng)前第18頁(yè)第19頁(yè)
Applications Information
(Continued)
Figure 5
gives an example of a suitable layout. All analog
circuitry (input amplifiers, filters, reference components, etc.)
should be placed together away from any digital compo-
nents.
6.0 DYNAMIC PERFORMANCE
The ADC08100 is ac tested and its dynamic performance is
guaranteed. To meet the published specifications, the clock
source driving the CLK input must exhibit less than 3 ps
(rms) of jitter. For best ac performance, isolating the ADC
clock from any digital circuitry should be done with adequate
buffers, as with a clock tree. See
Figure 6
.
It is good practice to keep the ADC clock line as short as
possible and to keep it well away from any other signals.
Other signals can introduce jitter into the clock signal. The
clock signal can also introduce noise into the analog path.
7.0 COMMON APPLICATION PITFALLS
Driving the inputs (analog or digital) beyond the power
supply rails.
For proper operation, all inputs should not go
more than 300 mV below the ground pins or 300 mV above
the supply pins. Exceeding these limits on even a transient
basis may cause faulty or erratic operation. It is not uncom-
mon for high speed digital circuits (e.g., 74F and 74AC
devices) to exhibit undershoot that goes more than a volt
below ground. A 51
resistor in series with the offending
digital input will usually eliminate the problem.
Care should be taken not to overdrive the inputs of the
ADC08100. Such practice may lead to conversion inaccura-
cies and even to device damage.
Attempting to drive a high capacitance digital data bus.
The more capacitance the output drivers must charge for
each conversion, the more instantaneous digital current is
required from DR V
D
and DR GND. These large charging
current spikes can couple into the analog section, degrading
dynamic performance. Buffering the digital data outputs (with
a 74F541, for example) may be necessary if the data bus
capacitance exceeds 10 pF. Dynamic performance can also
be improved by adding 47
to 56
series resistors at each
digital output, reducing the energy coupled back into the
converter input pins.
Using an inadequate amplifier to drive the analog input.
As explained in Section 2.0, the capacitance seen at the
input alternates between 3 pF and 4 pF with the clock. This
dynamic capacitance is more difficult to drive than is a fixed
capacitance, and should be considered when choosing a
driving device. The LMH6702 and the LMH6628 have been
found to be good devices for driving the ADC08100.
Driving the V
RT
pin or the V
RB
pin with devices that can
not source or sink the current required by the ladder.
As
mentioned in Section 1.0, care should be taken to see that
any driving devices can source sufficient current into the V
pin and sink sufficient current from the V
pin. If these pins
are not driven with devices than can handle the required
current, these reference pins will not be stable, resulting in a
reduction of dynamic performance.
Using a clock source with excessive jitter, using an
excessively long clock signal trace, or having other
signals coupled to the clock signal trace.
This will cause
the sampling interval to vary, causing excessive output noise
and a reduction in SNR performance. The use of simple
gates with RC timing is generally inadequate as a clock
source.
10137137
FIGURE 6. Isolating the ADC Clock from Digital
Circuitry
A
www.national.com
18
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADC08100CIMT | 8-Bit, 20 MSPS to 100 MSPS, 1.3 mW/MSPS A/D Converter |
| ADC08100CIMTX | 8-Bit, 20 MSPS to 100 MSPS, 1.3 mW/MSPS A/D Converter |
| ADC0811 | 8-Bit Serial I/O A/D Converter With 11-Channel Multiplexer |
| ADC0811BCN | 8-Bit Serial I/O A/D Converter With 11-Channel Multiplexer |
| ADC0811BCV | 8-Bit Serial I/O A/D Converter With 11-Channel Multiplexer |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADC08100_08 | 制造商:NSC 制造商全稱(chēng):National Semiconductor 功能描述:8-Bit, 20 Msps to 100 Msps, 1.3 mW/Msps A/D Converter |
| ADC081000 | 制造商:NSC 制造商全稱(chēng):National Semiconductor 功能描述:High Performance, Low Power 8-Bit, 1 GSPS A/D Converter |
| ADC081000_09 | 制造商:NSC 制造商全稱(chēng):National Semiconductor 功能描述:High Performance, Low Power 8-Bit, 1 GSPS A/D Converter |
| ADC081000CIYB | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類(lèi)型:Differential 信噪比:107 dB 接口類(lèi)型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| ADC081000CIYB/NOPB | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類(lèi)型:Differential 信噪比:107 dB 接口類(lèi)型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。