- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1895 > ADATE304BBCZ (Analog Devices Inc)IC DCL ATE 200MHZ DUAL 84CSPBGA PDF資料下載
參數(shù)資料
| 型號： | ADATE304BBCZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 30/52頁 |
| 文件大小： | 0K |
| 描述： | IC DCL ATE 200MHZ DUAL 84CSPBGA |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 類型： | DCL |
| 應(yīng)用： | 自動(dòng)測試設(shè)備 |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 84-TFBGA，CSPBGA |
| 供應(yīng)商設(shè)備封裝： | 84-CSPBGA（9x9） |
| 包裝： | 托盤 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁當(dāng)前第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁
ADATE304
Rev. 0 | Page 36 of 52
READ OPERATION
The read operation is a two-stage operation. First, a word is
shifted in, specifying which register to read. CS is deasserted
for three clock cycles, and then a second word is shifted in to
obtain the readback data. This second word can be either
another operation or an NOP address. If another operation is
shifted in, it must shift in at least eight bits of data to read back
the previous specified data. The NOP address can be used for
this read if there is no need to read/write another register. To
maintain the clarity of the operation, it is strongly recommended
that the NOP address be used for all reads.
Any register read that is fewer than 16 bits has zeros filled in the
top bits to make it a 16-bit word.
X
READ INSTRUCTION
NOP
X
READ DATA
X
SCLK
INPUT
SDIN
INPUT
SDOUT
OUTPUT
CS
INPUT
NOTES
1. X = DON’T CARE.
072
79
-0
75
Figure 71. SPI Read Overview
X
DATA[15:0], VALUE IS A DON’T CARE
0
25
24
23
22
21
20
19
18
17
16
15
14
13
12
CH[1]
X
R/W
CH[0]
ADDR[4] ADDR[3] ADDR[2] ADDR[1] ADDR[0]
SCLK
INPUT
SDIN
INPUT
SDOUT
OUTPUT
CS
INPUT
NOTES
1. X = DON’T CARE.
07
27
9-
07
6
Figure 72. SPI Read—Details of Read Request
X
DATA[15:0], VALUE IS A DON’T CARE
0
25
24
23
22
21
20
19
18
17
16
15
14
13
12
CH[1]
RDATA[2]
RDATA[1]
RDATA[15] RDATA[14]
RDATA[0]
X
R/W = 1
ADDR[4:0] = 0x00 (NOP)
CH[0]
SCLK
INPUT
SDIN
INPUT
SDOUT
OUTPUT
CS
INPUT
NOTES
1. RDATA IS THE REGISTER VALUE BEING READ.
2. X = DON’T CARE.
07
27
9-
07
7
Figure 73. SPI Read—Details of Read Out
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADATE305BSVZ | IC DCL ATE 250MHZ DUAL 100TQFP |
| ADAU1328BSTZ | IC CODEC 24BIT 2ADC/8DAC 48LQFP |
| ADAU1361BCPZ-R7 | IC CODEC 24B PLL 32LFCSP |
| ADAU1373BCBZ-RL | IC CODEC LP CLASS G HP 81WLCSP |
| ADAU1381BCPZ | IC AUDIO CODEC STEREO LN 32LFCSP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADATE305 | 制造商:AD 制造商全稱:Analog Devices 功能描述:250 MHz Dual Integrated DCL with Level Setting DACs, Per Pin PMU, and Per Chip VHH |
| ADATE305BSVZ | 功能描述:IC DCL ATE 250MHZ DUAL 100TQFP RoHS:是 類別:集成電路 (IC) >> 專用 IC 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- 類型:調(diào)幀器 應(yīng)用:數(shù)據(jù)傳輸 安裝類型:表面貼裝 封裝/外殼:400-BBGA 供應(yīng)商設(shè)備封裝:400-PBGA（27x27） 包裝:散裝 |
| ADATE306BBCZ | 制造商:Analog Devices 功能描述: |
| ADATE318 | 制造商:AD 制造商全稱:Analog Devices 功能描述:600 MHz Dual Integrated DCL with PPMU, VHH Drive Capability, Level Setting DACs, and On-Chip |
| ADATE318BCPZ | 制造商:Analog Devices 功能描述:600 MHZ DUAL INTEGRATED DCL WITH PPMU, VHH DRIVE CAPABILITY, - Trays |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。