- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄378276 > AD9878 (Analog Devices, Inc.) Mixed-Signal Front End for Broadband Applications PDF資料下載
參數(shù)資料
| 型號： | AD9878 |
| 廠商： | Analog Devices, Inc. |
| 元件分類： | 開關(guān) |
| 英文描述： | Mixed-Signal Front End for Broadband Applications |
| 中文描述： | 混合信號的寬帶應(yīng)用前端 |
| 文件頁數(shù)： | 26/36頁 |
| 文件大?。?/td> | 749K |
| 代理商： | AD9878 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁當(dāng)前第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁
AD9878
POWER-UP SEQUENCE
Upon initial power-up, the RESET pin should be held low until the
power supply is stable (see Figure 30). Once RESET is deasserted,
the AD9878 can be programmed over the serial port. The on-
chip PLL requires a maximum of 1 ms after the rising edge of
RESET or a change of the multiplier factor (M) to completely
settle. It is recommended that the PWRDN pin is held low during
the reset and PLL settling time. Changes to ADC clock select
(Register 0x08) or System Clock Divider N (Register 0x01) should
be programmed before the rising edge of PWRDN. Once the PLL
is frequency locked and after the PWRDN pin is brought high,
transmit data can be sent reliably. If the PWRDN pin cannot be
held low throughout the reset and PLL settling time period,
the power-down digital Tx bit, or the PWRDN pin, should be
pulsed after the PLL has settled. This ensures correct transmit
filter initialization.
Rev. A | Page 26 of 36
0
V
S
1ms MIN.
5MCLK MIN.
RESET
PWRDN
Figure 30. Power-Up Sequence for Tx Data Path
RESET
To initiate a hardware reset, the RESET pin should be held low
for at least 100 ns. All internally generated clocks, except REFCLK,
stop during reset. The rising edge of RESET resets the PLL clock
multiplier and reinitializes the programmable registers to their
default values. The same sequence as described in the Power-Up
Sequence section should be followed after a reset or change in M.
A software reset (writing 1 into Bit 5 of Register 0x00) is func-
tionally equivalent to a hardware reset, but does not force
Register 0x00 to its default value.
TRANSMIT POWER-DOWN
A low level on the PWRDN pin stops all clocks linked to the
digital transmit data path and resets the CIC filter. Deasserting
PWRDN reactivates all clocks. The CIC filter is held in a reset
state for 80 MCLK cycles after the rising edge of PWRDN to
allow for flushing of the half-band filters with new input data.
Transmit data bursts should be padded with at least 20 symbols
of null data directly before the PWRDN pin is deasserted.
Immediately after the PWRDN pin is deasserted, the transmit
burst should start with a minimum of 20 null data symbols (see
Figure 31). This avoids unintended DAC output samples caused
by the transmit path latency and filter settling time.
Software power-down digital Tx (Bit 5 in Register 0x02) is func-
tionally equivalent to the hardware PWRDN pin and takes effect
immediately after the last register bit is written over the serial port.
PWRDN
TxIQ
TxSYNC
20 NULL SYMBOLS
DATA SYMBOLS
20 NULL SYMBOLS
0
0
0
0
0
0
0
0
5MCLK MIN.
0
Figure 31. Timing Sequence to Flush Tx Data Path
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD9878-EB | Mixed-Signal Front End for Broadband Applications |
| AD9878BST | Mixed-Signal Front End for Broadband Applications |
| AD9878BSTZ | Mixed-Signal Front End for Broadband Applications |
| ADAV801 | Audio Codec for Recordable DVD |
| ADAV801ASTZ | Audio Codec for Recordable DVD |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9878BST | 制造商:Analog Devices 功能描述:Mixed Signal Front End 100-Pin LQFP |
| AD9878BSTRL | 制造商:Analog Devices 功能描述:Mixed Signal Front End 100-Pin LQFP T/R 制造商:Analog Devices 功能描述:MIXED SGNL FRONT END 100LQFP - Tape and Reel |
| AD9878BSTZ | 功能描述:IC FRONT-END MIXED-SGNL 100-LQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模擬前端 (AFE) 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:- 位數(shù):- 通道數(shù):2 功率（瓦特）:- 電壓 - 電源，模擬:3 V ~ 3.6 V 電壓 - 電源，數(shù)字:3 V ~ 3.6 V 封裝/外殼:32-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:32-QFN（5x5） 包裝:帶卷 (TR) |
| AD9878-EB | 制造商:Analog Devices 功能描述:EVAL KIT FOR MIXED-SGNL FRONT END FOR BROADBAND APPLICATIONS - Bulk |
| AD9879 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Mixed-Signal Front End Set-Top Box, Cable Modem |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。