參數(shù)資料
型號： AD9865BCPZ1
廠商： Analog Devices, Inc.
英文描述： Broadband Modem Mixed-Signal Front End
中文描述： 寬帶調制解調器混合信號前端
文件頁數(shù)： 7/48頁
文件大?。?/td> 1672K
代理商： AD9865BCPZ1
AD9865
SERIAL PORT TIMING SPECIFICATIONS
AVDD = 3.3 V ± 5%, DVDD = CLKVDD = DRVDD = 3.3 V ± 10%, unless otherwise noted.
Table 5.
Parameter
WRITE OPERATION (See Figure 46)
SCLK Clock Rate (f
SCLK
)
SCLK Clock High (t
HI
)
SCLK Clock Low (t
LOW
)
SDIO to SCLK Setup Time (t
DS
)
SCLK to SDIO Hold Time (t
DH
)
SEN to SCLK Setup Time (t
S
)
SCLK to SEN Hold Time (t
H
)
READ OPERATION (See Figure 47 and Figure 48)
SCLK Clock Rate (f
SCLK
)
SCLK Clock High (t
HI
)
SCLK Clock Low (t
LOW
)
SDIO to SCLK Setup Time (t
DS
)
SCLK to SDIO Hold Time (t
DH
)
SCLK to SDIO (or SDO) Data Valid Time (t
DV
)
SEN to SDIO Output Valid to Hi-Z (t
EZ
)
Rev. A | Page 7 of 48
Temp
Full
Full
Full
Full
Full
Full
Full
Full
Full
Full
Full
Full
Full
Full
Test Level
IV
IV
IV
IV
IV
IV
IV
IV
IV
IV
IV
IV
IV
IV
Min
14
14
14
0
14
0
14
14
14
0
Typ
2
Max
32
32
14
Unit
MHz
ns
ns
ns
ns
ns
ns
MHz
ns
ns
ns
ns
ns
ns
HALF-DUPLEX DATA INTERFACE (ADIO PORT) TIMING SPECIFICATIONS
AVDD = 3.3 V ± 5%, DVDD = CLKVDD = DRVDD = 3.3 V ± 10%, unless otherwise noted.
Table 6.
Parameter
READ OPERATION
1
(See Figure 50)
Output Data Rate
Three-State Output Enable Time (t
PZL
)
Three-State Output Disable Time (t
PLZ
)
Rx Data Valid Time (t
VT
)
Rx Data Output Delay (t
OD
)
WRITE OPERATION (See Figure 49)
Input Data Rate (1× Interpolation)
Input Data Rate (2× Interpolation)
Input Data Rate (4× Interpolation)
Tx Data Setup Time (t
DS
)
Tx Data Hold Time (t
DH
)
Latch Enable Time (t
EN
)
Latch Disable Time (t
DIS
)
Temp
Full
Full
Full
Full
Full
Full
Full
Full
Full
Full
Full
Full
Test Level
II
II
II
II
II
II
II
II
II
II
II
II
Min
5
1.5
20
10
5
1
2.5
Typ
Max
80
3
3
4
80
80
50
3
3
Unit
MSPS
ns
ns
ns
ns
MSPS
MSPS
MSPS
ns
ns
ns
ns
1
C
LOAD
= 5 pF for digital data outputs.
相關PDF資料
PDF描述
AD9865BCPZRL1 Broadband Modem Mixed-Signal Front End
AD9865CHIPS Broadband Modem Mixed-Signal Front End
AD9887 Dual Interface for Flat Panel Displays
AD9888 100/140/170/205 MSPS Analog Flat Panel Interface
AD9888KS-100 100/140/170/205 MSPS Analog Flat Panel Interface
相關代理商/技術參數(shù)
參數(shù)描述
AD9865BCPZRL 功能描述:IC PROCESSOR FRONT END 64LFCSP RoHS:是 類別:RF/IF 和 RFID >> RF 前端 (LNA + PA) 系列:- 產品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:250 系列:- RF 型:GPS 頻率:1575.42MHz 特點:- 封裝/外殼:48-TQFP 裸露焊盤 供應商設備封裝:48-TQFP 裸露焊盤（7x7） 包裝:托盤
AD9865BCPZRL1 制造商:AD 制造商全稱:Analog Devices 功能描述:Broadband Modem Mixed-Signal Front End
AD9865CHIPS 制造商:AD 制造商全稱:Analog Devices 功能描述:Broadband Modem Mixed-Signal Front End
AD9865-EB 制造商:Analog Devices 功能描述:MODEM, BROADBAND MODEM MIXED SGNL FRONT END - Bulk
AD9866 制造商:AD 制造商全稱:Analog Devices 功能描述:Broadband Modem Mixed-Signal Front End
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*