- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄10979 > AD9851BRSZ (Analog Devices Inc)IC SYNTHESIZER DDS/DAC 28-SSOP PDF資料下載
參數(shù)資料
| 型號： | AD9851BRSZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 8/24頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC SYNTHESIZER DDS/DAC 28-SSOP |
| 產(chǎn)品培訓模塊： | Direct Digital Synthesis Tutorial Series (1 of 7): Introduction Direct Digital Synthesizer Tutorial Series (7 of 7): DDS in Action Direct Digital Synthesis Tutorial Series (3 of 7): Angle to Amplitude Converter Direct Digital Synthesis Tutorial Series (6 of 7): SINC Envelope Correction Direct Digital Synthesis Tutorial Series (4 of 7): Digital-to-Analog Converter Direct Digital Synthesis Tutorial Series (2 of 7): The Accumulator |
| 標準包裝： | 1 |
| 分辨率（位）： | 10 b |
| 主 fclk： | 180MHz |
| 調(diào)節(jié)字寬（位）： | 32 b |
| 電源電壓： | 2.7 V ~ 5.25 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 28-SSOP（0.209"，5.30mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 28-SSOP |
| 包裝： | 管件 |
| 產(chǎn)品目錄頁面： | 552 (CN2011-ZH PDF) |
AD9851
–16–
FQ UD
W2
DATA
40
40 W
W CLK CYCLES
CLK CYCLES
W CLK
W1
W3
W39
W0
Figure 19. Serial Load Frequency/Phase Update Sequence
Table III. 40-Bit Serial Load Word Functional Assignment
W0
Freq–b0 (LSB)
W1
Freq–b1
W2
Freq–b2
W3
Freq–b3
W4
Freq–b4
W5
Freq–b5
W6
Freq–b6
W7
Freq–b7
W8
Freq–b8
W9
Freq–b9
W10
Freq–b10
W11
Freq–b11
W12
Freq–b12
W13
Freq–b13
W14
Freq–b14
W15
Freq–b15
W16
Freq–b16
W17
Freq–b17
W18
Freq–b18
W19
Freq–b19
W20
Freq–b20
W21
Freq–b21
W22
Freq–b22
W23
Freq–b23
W24
Freq–b24
W25
Freq–b25
W26
Freq–b26
W27
Freq–b27
W28
Freq–b28
W29
Freq–b29
W30
Freq–b30
W31
Freq–b31 (MSB)
W32
6 REFCLK Multiplier Enable
W33
Logic 0*
W34
Power-Down
W35
Phase–b0 (LSB)
W36
Phase–b1
W37
Phase–b2
W38
Phase–b3
W39
Phase–b4 (MSB)
*This bit is always Logic 0.
Figure 20 shows a normal 40-bit serial word load sequence with
W33 always set to Logic 0 and W34 set to Logic 1 or Logic 0
to control the power-down function. The logic states of the
remaining 38 bits are unimportant and are marked with an X,
indicating “don’t care” status.To power down, set W34 = 1. To
power up from a powered down state, change W34 to Logic 0.
Wake-up from power-down mode requires approximately 5 s.
Note:The 40-bit input register of the AD9851 is fully program-
mable while in the power-down mode.
FQ UD
W34 = 1
OR 0
DATA (7) –
40 W_CLK RISING EDGES
W CLK
W33 = 0
W35 = X
W39 = X
W38 = X
W0 = X
Figure 20. Serial Load Power-Down\Power-Up Sequence
IOUT
IOUTB
VDD
VINP/
VINN
VDD
a. DAC Output
c. Comparator Input
DIGITAL
OUT
VDD
DIGITAL
IN
VDD
b. Comparator Output
d. Digital Input
Figure 21. I/O Equivalent Circuits
REV. D
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| S9S08DZ96F2MLF | MCU 96K FLASH MASK AUTO 48-LQFP |
| AD9850BRSZ | IC DDS SYNTHESIZER CMOS 28-SSOP |
| VE-B1K-IW-B1 | CONVERTER MOD DC/DC 40V 100W |
| AD9835BRUZ | IC DDS 10BIT 50MHZ 16-TSSOP |
| VE-B1L-IW-B1 | CONVERTER MOD DC/DC 28V 100W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9851BRSZ | 制造商:Analog Devices 功能描述:Direct Digital Synthesizer IC (DDS) |
| AD9851BRSZRL | 功能描述:IC SYNTHESR DDS/DAC 28SSOP TR RoHS:是 類別:集成電路 (IC) >> 接口 - 直接數(shù)字合成 (DDS) 系列:- 產(chǎn)品變化通告:Product Discontinuance 27/Oct/2011 標準包裝:2,500 系列:- 分辨率（位）:10 b 主 fclk:25MHz 調(diào)節(jié)字寬（位）:32 b 電源電壓:2.97 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:帶卷 (TR) |
| AD9851CGPCB | 制造商:AD 制造商全稱:Analog Devices 功能描述:CMOS 180 MHz DDS/DAC Synthesizer |
| AD9851FSPCB | 制造商:Analog Devices 功能描述:EVALUATION BOARD ((NS)) |
| AD9852 | 制造商:AD 制造商全稱:Analog Devices 功能描述:CMOS 300 MHz Complete-DDS |
發(fā)布緊急采購，3分鐘左右您將得到回復。