- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄10978 > AD9837BCPZ-RL (Analog Devices Inc)IC WAVEFORM GEN PROG 10LFCSP PDF資料下載
參數(shù)資料
| 型號(hào)： | AD9837BCPZ-RL |
| 廠商： | Analog Devices Inc |
| 文件頁(yè)數(shù)： | 5/28頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC WAVEFORM GEN PROG 10LFCSP |
| 產(chǎn)品培訓(xùn)模塊： | Direct Digital Synthesis Tutorial Series (1 of 7): Introduction Direct Digital Synthesizer Tutorial Series (7 of 7): DDS in Action Direct Digital Synthesis Tutorial Series (3 of 7): Angle to Amplitude Converter Direct Digital Synthesis Tutorial Series (6 of 7): SINC Envelope Correction Direct Digital Synthesis Tutorial Series (4 of 7): Digital-to-Analog Converter Direct Digital Synthesis Tutorial Series (2 of 7): The Accumulator |
| 標(biāo)準(zhǔn)包裝： | 5,000 |
| 分辨率（位）： | 10 b |
| 主 fclk： | 16MHz |
| 調(diào)節(jié)字寬（位）： | 28 b |
| 電源電壓： | 2.3 V ~ 5.5 V |
| 工作溫度： | -40°C ~ 125°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 10-WFDFN 裸露焊盤，CSP |
| 供應(yīng)商設(shè)備封裝： | 10-LFCSP-WD（3x3） |
| 包裝： | 帶卷 (TR) |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)當(dāng)前第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)
Data Sheet
AD9837
Rev. A | Page 13 of 28
FUNCTIONAL DESCRIPTION
SERIAL INTERFACE
The AD9837 has a standard 3-wire serial interface that is
compatible with the SPI, QSPI, MICROWIRE, and DSP
interface standards.
Data is loaded into the device as a 16-bit word under the control
of a serial clock input, SCLK. The timing diagram for this oper-
ation is given in Figure 3.
FSYNC is a level triggered input that acts as a frame synchroni-
zation and chip enable input. Data can be transferred into the
device only when FSYNC is low. To start the serial data transfer,
FSYNC should be taken low, observing the minimum FSYNC
goes low, serial data is shifted into the input shift register of the
device on the falling edges of SCLK for 16 clock pulses. FSYNC
can be taken high after the 16th falling edge of SCLK, observing
the minimum SCLK falling edge to FSYNC rising edge time, t8.
Alternatively, FSYNC can be kept low for a multiple of 16 SCLK
pulses and then brought high at the end of the data transfer. In
this way, a continuous stream of 16-bit words can be loaded
while FSYNC is held low; FSYNC goes high only after the 16th
SCLK falling edge of the last word loaded.
The SCLK can be continuous, or it can idle high or low between
write operations. In either case, it must be high when FSYNC
goes low (t11).
For an example of how to program the AD9837, see the AN-1070
Application Note on the Analog Devices, Inc., website. The
LATENCY PERIOD
A latency period is associated with each asynchronous write
operation in the AD9837. If a selected frequency or phase
register is loaded with a new word, there is a delay of seven
or eight MCLK cycles before the analog output changes. The
delay can be seven or eight cycles, depending on the position
of the MCLK rising edge when the data is loaded into the
destination register.
CONTROL REGISTER
The AD9837 contains a 16-bit control register that allows the
user to configure the operation of the AD9837. All control bits
other than the MODE bit are sampled on the internal falling
edge of MCLK.
describes the individual bits of the control register. The different
functions and the various output options of the AD9837 are
described in more detail in the following sections.
To inform the AD9837 that the contents of the control register
will be altered, Bit D15 and Bit D14 must be set to 0, as shown
Table 6. Control Register Bits
D15
D14
D13 to D0
0
Control bits
SIN
ROM
PHASE
ACCUMULATOR
(28-BIT)
(LOW POWER)
10-BIT DAC
0
MUX
1
SLEEP12
SLEEP1
RESET
MODE + OPBITEN
DIV2
OPBITEN
VOUT
1
MUX
0
DIGITAL
OUTPUT
(ENABLE)
DIVIDE
BY 2
D15
0
D14
0
D13
B28
D12
HLB
D11
FSEL
D10
PSEL
D9
0
D8
RESET
D7
SLEEP1
D6
SLEEP12
D5
OPBITEN
D4
0
D3
DIV2
D2
0
D1
MODE
D0
0
09070-
024
Figure 20. Function of Control Bits
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VE-2WM-IY-F2 | CONVERTER MOD DC/DC 10V 50W |
| AD9837ACPZ-RL | IC WAVEFORM GEN PROG 10LFCSP |
| VE-2W3-IY-F4 | CONVERTER MOD DC/DC 24V 50W |
| VE-2W2-IY-F3 | CONVERTER MOD DC/DC 15V 50W |
| VE-2W1-IY-F2 | CONVERTER MOD DC/DC 12V 50W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9837BCPZ-RL7 | 功能描述:IC WAVEFORM GEN PROG 10LFCSP RoHS:是 類別:集成電路 (IC) >> 接口 - 直接數(shù)字合成 (DDS) 系列:- 產(chǎn)品變化通告:Product Discontinuance 27/Oct/2011 標(biāo)準(zhǔn)包裝:2,500 系列:- 分辨率（位）:10 b 主 fclk:25MHz 調(diào)節(jié)字寬（位）:32 b 電源電壓:2.97 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:帶卷 (TR) |
| AD9838 | 制造商:AD 制造商全稱:Analog Devices 功能描述:11 mW Power, 2.3 V to 5.5 V, Complete DDS Power-down option |
| AD9838ACPZ-RL | 功能描述:IC DDS 16MHZ LOW PWR 20LFCSP RoHS:是 類別:集成電路 (IC) >> 接口 - 直接數(shù)字合成 (DDS) 系列:- 產(chǎn)品變化通告:Product Discontinuance 27/Oct/2011 標(biāo)準(zhǔn)包裝:2,500 系列:- 分辨率（位）:10 b 主 fclk:25MHz 調(diào)節(jié)字寬（位）:32 b 電源電壓:2.97 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:帶卷 (TR) |
| AD9838ACPZ-RL7 | 功能描述:IC DDS 16MHZ LOW PWR 20LFCSP RoHS:是 類別:集成電路 (IC) >> 接口 - 直接數(shù)字合成 (DDS) 系列:- 產(chǎn)品變化通告:Product Discontinuance 27/Oct/2011 標(biāo)準(zhǔn)包裝:2,500 系列:- 分辨率（位）:10 b 主 fclk:25MHz 調(diào)節(jié)字寬（位）:32 b 電源電壓:2.97 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:帶卷 (TR) |
| AD9838BCPZ-RL | 功能描述:IC DDS 16MHZ LOW PWR 20LFCSP RoHS:是 類別:集成電路 (IC) >> 接口 - 直接數(shù)字合成 (DDS) 系列:- 產(chǎn)品變化通告:Product Discontinuance 27/Oct/2011 標(biāo)準(zhǔn)包裝:2,500 系列:- 分辨率（位）:10 b 主 fclk:25MHz 調(diào)節(jié)字寬（位）:32 b 電源電壓:2.97 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:帶卷 (TR) |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。