- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373968 > AD9834BRU (ANALOG DEVICES INC) Low Power, +2.3 V to +5.5 V, 50 MHz Complete DDS PDF資料下載
參數(shù)資料
| 型號(hào)： | AD9834BRU |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | 數(shù)字信號(hào)處理外設(shè) |
| 英文描述： | Low Power, +2.3 V to +5.5 V, 50 MHz Complete DDS |
| 中文描述： | DSP-NUM CONTROLLED OSCILLATOR, PDSO20 |
| 封裝： | ROHS COMPLAINT, MO-153AC, TSSOP-20 |
| 文件頁數(shù)： | 13/20頁 |
| 文件大?。?/td> | 236K |
| 代理商： | AD9834BRU |
AD9834
–
13
–
REV PrM
PRELIMINARY TECHNICAL DATA
Table 8: Writing 3FFF to the 14 LSBs of FREQ1 REG
SDATA input
Result of input word
0000 0000 0000 0000
Control word write (D15, D14 = 00);
B28 (D13) = 0; HLB (D12) = 0, i.e. LSBs
FREQ1 REG write (D15, D14 = 10);
14 LSBs = 3FFF
1011 1111 1111 1111
Table 9: Writing 3FFF to the 14 MSBs of FREQ0 REG
SDATA input
Result of Input word
0001 0000 0000 0000
Control word write (D15, D14 = 00);
B28 (D13) = 0; HLB (D12) = 1, i.e. MSBs
FREQ0 REG write (D15, D14 = 01);
14 MSBs = 3FFF
0111 1111 1111 1111
Writing to a Phase Register:
When writing to a phase register, bits D15 and D14 are
set to 11. Bit D13 identifies which phase register is being
loaded.
Table 10. Phase Register Bits
D15 D14
D13
D12
D11
D0
1
1
1
1
0
1
X
X
MSB
MSB
12 PHASE0 BITS
12 PHASE1 BITS
LSB
LSB
The RESET Function
The RESET function resets appropriate internal registers
to zero to provide an analog output of midscale. RESET
does not reset the phase, frequency or control registers.
When the AD9834 is powered up, the part should be re-
set. To reset the AD9834, set the RESET pin/bit to 1. To
take the part out of reset, set the pin/bit to 0. A signal will
appear at the DAC output 7 MCLK cycles after RESET is
set to 0.
The RESET function is controlled by both the RESET
pin and the RESET control bit. If the control bit PIN/SW
= 0, the RESET bit controls the function, whereas if PIN/
SW = 1, the pin control the function.
Table 11: Applying RESET
RESET pin
RESET bit
PIN/SW
Result
0
1
X
X
X
X
0
1
1
1
0
0
No Reset Applied
Internal Registers Reset
No Reset Applied
Internal Registers Reset
The effect of asserting the RESET pin is seen immedi-
ately at the output, i.e. the zero to one transition of this
pin is not sampled. However, the negative transition of
RESET is sampled on the internal falling edge of MCLK.
The Sleep Function
Sections of the AD9834 which are not in use can be pow-
ered down minimise power consumption. This is done
using the Sleep Function. The parts of the chip that can
be powered down are the Internal clock and the DAC.
The DAC can be powered down through hardware or
software. The pin/bits required for the Sleep Function are
outlined in Table 12.
Table 12: Applying the SLEEP Funct
i
on
SLEEP
pin
SLEEP1 SLEEP12
bit
PIN/SW
bit
Result
bit
0
1
X
X
X
X
X
X
0
0
1
1
X
X
0
1
0
1
1
1
0
0
0
0
No powerdown
DAC Powered Down
No powerdown
DAC Powered Down
Internal Clock disabled
Both the DAC powered
down and the Internal
Clock disabled
DAC Powered Down:
This is useful when the AD9834 is
used to output the MSB of the DAC data only. In this
case, the DAC is not required so it can be powered down
to reduce power consumption.
Internal Clock disabled:
When the internal clock of the
AD9834 is disabled the DAC output will remain at its
present value as the NCO is no longer accumulating. New
frequency, phase and control words can be written to the
part when the SLEEP1 control bit is active. The
synchronising clock is still active which means that the
selected frequency and phase registers can also be changed
either at the pins or by using the control bits. Setting the
SLEEP1 bit equal to 0 enables the MCLK. Any changes
made to the registers while SLEEP1 was active will be
seen at the output after a certain latency.
The effect of asserting the SLEEP pin is seen immediately
at the output, i.e. the zero to one transition of this pin is
not sampled. However, the negative transition of SLEEP
is sampled on the internal falling edge of MCLK.
The SIGN BIT OUT Pin
The AD9834 offers a variety of outputs from the chip.
The digital outputs are available from the SIGN BIT
OUT pin. The available outputs are the comparator out-
put or the MSB of the DAC data.
This pin must be enabled before use. The enabling/dis-
abling of this pin is controlled by the bit OPBITEN (D5)
in the control register. When OPBITEN = 1, this pin is
enabled. Note that the MODE bit (D1) in the control
register should be set to '0' if OPBITEN = '1'.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD9835 | 50 MHz CMOS Complete DDS |
| AD9835BRU | 50 MHz CMOS Complete DDS |
| AD9840 | Complete 10-Bit 40 MSPS CCD Signal Processor |
| AD9840AJST | Complete 10-Bit 40 MSPS CCD Signal Processor |
| AD9840A | Complete 10-Bit 40 MSPS CCD Signal Processor |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9834BRU-REEL | 功能描述:IC DDS 10BIT 50MHZ LP 20-TSSOP RoHS:否 類別:集成電路 (IC) >> 接口 - 直接數(shù)字合成 (DDS) 系列:- 產(chǎn)品變化通告:Product Discontinuance 27/Oct/2011 標(biāo)準(zhǔn)包裝:2,500 系列:- 分辨率（位）:10 b 主 fclk:25MHz 調(diào)節(jié)字寬（位）:32 b 電源電壓:2.97 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:帶卷 (TR) |
| AD9834BRU-REEL7 | 功能描述:IC DDS 10BIT 50MHZ LP 20-TSSOP RoHS:否 類別:集成電路 (IC) >> 接口 - 直接數(shù)字合成 (DDS) 系列:- 產(chǎn)品變化通告:Product Discontinuance 27/Oct/2011 標(biāo)準(zhǔn)包裝:2,500 系列:- 分辨率（位）:10 b 主 fclk:25MHz 調(diào)節(jié)字寬（位）:32 b 電源電壓:2.97 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:帶卷 (TR) |
| AD9834BRUZ | 功能描述:IC DDS 10BIT 50MHZ LP 20-TSSOP RoHS:是 類別:集成電路 (IC) >> 接口 - 直接數(shù)字合成 (DDS) 系列:- 產(chǎn)品變化通告:Product Discontinuance 27/Oct/2011 標(biāo)準(zhǔn)包裝:2,500 系列:- 分辨率（位）:10 b 主 fclk:25MHz 調(diào)節(jié)字寬（位）:32 b 電源電壓:2.97 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:帶卷 (TR) |
| AD9834BRUZ-REEL | 功能描述:IC DDS 10BIT 50MHZ LP 20TSSOP RoHS:是 類別:集成電路 (IC) >> 接口 - 直接數(shù)字合成 (DDS) 系列:- 產(chǎn)品變化通告:Product Discontinuance 27/Oct/2011 標(biāo)準(zhǔn)包裝:2,500 系列:- 分辨率（位）:10 b 主 fclk:25MHz 調(diào)節(jié)字寬（位）:32 b 電源電壓:2.97 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:帶卷 (TR) |
| AD9834BRUZ-REEL7 | 功能描述:IC DDS 10BIT 50MHZ LP 20TSSOP RoHS:是 類別:集成電路 (IC) >> 接口 - 直接數(shù)字合成 (DDS) 系列:- 產(chǎn)品變化通告:Product Discontinuance 27/Oct/2011 標(biāo)準(zhǔn)包裝:2,500 系列:- 分辨率（位）:10 b 主 fclk:25MHz 調(diào)節(jié)字寬（位）:32 b 電源電壓:2.97 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:帶卷 (TR) |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。