參數(shù)資料
型號(hào)： AD9805JS
廠商： ANALOG DEVICES INC
元件分類： 微控制器/微處理器
英文描述： Complete 12-Bit/10-Bit 6 MSPS CCD/CIS Signal Processors
中文描述： SPECIALTY MICROPROCESSOR CIRCUIT, PQFP64
封裝： PLASTIC, QFP-64
文件頁(yè)數(shù)： 12/24頁(yè)
文件大小： 240K
代理商： AD9805JS
AD9807/AD9805
–12–
REV. 0
Color Pointer
Both the AD9807 and the AD9805 use Bits 6 and 7 in the
Configuration Register to direct data to the corresponding
internal registers. T able III shows the mapping of Bits 6 and 7
to their corresponding color.
T able III. Color Pointer Map
Bit 7
Bit 6
Color Register
0
0
1
1
0
1
0
1
Red
Green
Blue
RESERVED
Configuration Register 2
Configuration Register 2 controls several functions: color/black
and white selection, CDS enabling, A/D Reference Control
and Input Clamp Mode. Figure 7 shows the AD9807 and
AD9805 Configuration Register 2 format. Setting Bit 0 enables
the three internal CDS blocks of the AD9807/AD9805. Reset-
ting Bit 0 disables the internal CDS blocks, configuring the part
for SHA operation. Setting Bit 1 places the AD9807/AD9805 in
single-channel (black & white) mode. In this mode, only one of
the three input channels is used. T he color bits in the configu-
ration register at the time of the last write indicate the particular
channel used. Resetting Bit 1 places the AD9807/AD9805 in
color mode and all three input channels are enabled. Bits 2-4
control the full-scale input span of the A/D. Setting Bit 2 results in
a 4 V p-p input span. Setting Bit 3 results in a 2 V p-p full-scale
input span. Setting Bit 4 results in a full-scale span set by an
external reference connected to the VREF pin of the AD9807/
AD9805 (Full Scale = 2
×
VREF). Resetting Bits 2, 3 or 4
disables that particular mode. Bits 6 and 7 select the desired
clamp mode (see Figure 17). T able IV shows the truth table
for clamp mode functionality. Line clamp mode allows control
of the input switch (S1) via CDSCLK 1 only while ST RT LN is
reset. Pixel clamp mode allows control of the input switch (S1)
via CDSCLK 1 regardless of the state of ST RT LN. No clamp
mode disables the input switch (S1) regardless of the selected
mode of CDS operation.
T able IV. Clamp Mode T ruth T able
Bit 7
Bit 6
Clamp Mode
0
0
1
1
0
1
0
1
Line Clamp
Pixel Clamp
No Clamp
RESERVED
7
6
5
4
3
2
1
0
CDSEN
BLACK & WHITE
ADC FULL SCALE = 4V
ADC FULL SCALE = 2V
EXTERNAL REFERENCE
SET TO 0
CLAMP MODE SELECT
CLAMP MODE SELECT
Figure 7. AD9807/AD9805 Configuration Register 2 Format
Input Offset Registers
T he Input Offset Registers control the amount of analog offset
applied to the analog inputs prior to the PGA portion of the
AD9807/AD9805; there is one Input Offset Register for each
color. Figure 8 shows the Input Offset Register format. T he
offset range may be varied between –80 mV and 20 mV. T he
data format for the Input Offset Registers is straight binary
coding. An all “zeros” data word corresponds to –80 mV. An
all “ones” data word corresponds to 20 mV. T he offset is
variable in 256 steps. T he contents of the color pointer in the
Configuration Register at the time an Input Offset Register is
written indicates the color for which that offset setting applies.
7
6
5
4
3
2
1
0
ANALOG OFFSET (LSB)
ANALOG OFFSET
ANALOG OFFSET
ANALOG OFFSET
ANALOG OFFSET
ANALOG OFFSET
ANALOG OFFSET
ANALOG OFFSET (MSB)
Figure 8. Input Offset Registers Format
PGA Gain Registers
Bits 0–3 of the PGA Gain Registers control the amount of gain
applied to the analog inputs prior to the A/D conversion
portion of the AD9807/AD9805; there is one PGA Gain
Register for each channel. Figure 9 shows the PGA Gain Register
format. T he gain range may be varied between 1 and 4. T he
data format for the PGA Gain Registers is straight binary
coding. An all “zeros” data word corresponds to an analog
gain of 1. An all “ones” data word corresponds to an analog
gain of 4. T he gain is variable in 16 steps (see Figure 16).
T he contents of the color pointer in the Configuration
Register at the time a PGA Gain Register is written indicates
the color for which that gain setting applies. Bits 4–7 of the PGA
Gain Registers are reserved.
7
6
5
4
3
2
1
0
PGA0
PGA1
PGA2
PGA3
RESERVED
RESERVED
RESERVED
RESERVED
Figure 9. PGA Gain Registers Format
Odd, E ven Offset Registers
T he Odd and Even Offset Registers provide a means of digitally
compensating the odd and even offset error (Register Imbal-
ance) typical of multiplexed CCD imagers; there is one Odd
and one Even Offset Register for each color. Figure 10 shows
the AD9807/AD9805 Odd and Even Offset Register Formats.
T he data format for the Odd and Even Offset Registers is twos
complement. T he offsets may be varied between positive
相關(guān)PDF資料
PDF描述
AD9807 Complete 12-Bit/10-Bit 6 MSPS CCD/CIS Signal Processors
AD9807JS Complete 12-Bit/10-Bit 6 MSPS CCD/CIS Signal Processors
AD9806 Complete 10-Bit 18 MSPS CCD Signal Processor
AD9806KST Complete 10-Bit 18 MSPS CCD Signal Processor
AD9814 LABELS,CABLE MARKERS,CABLE MARKERS,LABELS, CABLE MARKERS,WIRE IDENTIFICATION AND MARKING SYSTEMS,SHRINK TUBING LABELS ,KROY RoHS Compliant: NA
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9806 制造商:AD 制造商全稱:Analog Devices 功能描述:Complete 10-Bit 18 MSPS CCD Signal Processor
AD9806KST 制造商:Analog Devices 功能描述:AFE Video 1ADC 10-Bit 3.3V 48-Pin LQFP 制造商:Rochester Electronics LLC 功能描述:10 BIT 18 MSPS CCD SIGNAL PROCESSOR - Bulk
AD9806KSTRL 制造商:Analog Devices 功能描述:AFE Video 1ADC 10-Bit 3.3V 48-Pin LQFP T/R
AD9806KSTZ 功能描述:IC CCD SIGNAL PROC 10BIT 48LQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 傳感器和探測(cè)器接口 系列:- 其它有關(guān)文件:Automotive Product Guide 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:74 系列:- 類型:觸控式傳感器 輸入類型:數(shù)字 輸出類型:數(shù)字 接口:JTAG，串行 電流 - 電源:100µA 安裝類型:表面貼裝 封裝/外殼:20-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:20-TSSOP 包裝:管件
AD9806KSTZRL 功能描述:IC CCD SIGNAL PROC 10BIT 48LQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 傳感器和探測(cè)器接口 系列:- 其它有關(guān)文件:Automotive Product Guide 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:74 系列:- 類型:觸控式傳感器 輸入類型:數(shù)字 輸出類型:數(shù)字 接口:JTAG，串行 電流 - 電源:100µA 安裝類型:表面貼裝 封裝/外殼:20-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:20-TSSOP 包裝:管件
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*