- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373967 > AD977CRS (ANALOG DEVICES INC) 16-Bit, 100 kSPS/200 kSPS BiCMOS A/D Converter PDF資料下載
參數(shù)資料
| 型號： | AD977CRS |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | ADC |
| 英文描述： | 16-Bit, 100 kSPS/200 kSPS BiCMOS A/D Converter |
| 中文描述： | 3-CH 16-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDSO28 |
| 封裝： | SSOP-28 |
| 文件頁數(shù)： | 6/24頁 |
| 文件大?。?/td> | 284K |
| 代理商： | AD977CRS |
AD977/AD977A
–6–
REV. D
PIN FUNCTION DESCRIPTIONS
Pin No.
DIP/SOIC
Pin No.
SSOP
Mnemonic
Description
1, 3, 4
2
5
1, 3, 4
2
6
R1
IN
, R2
IN
, R3
IN
AGND1
CAP
Analog Input. Refer to Table I, Table II for input range configuration.
Analog Ground. Used as the ground reference point for the REF pin.
Reference buffer output. Connect a 2.2
μ
F tantalum capacitor between CAP and
Analog Ground.
Reference Input/Output. The internal 2.5 V reference is available at this pin.
Alternatively an external reference can be used to override the internal reference. In
either case, connect a 2.2
μ
F tantalum capacitor between REF and Analog Ground.
Analog Ground.
This digital input is used to select the data format of a conversion result. With SB/
BTC
tied LOW, conversion data will be output in Binary Two’s Complement format. With
SB/
BTC
connected to a logic HIGH, data is output in Straight Binary format.
Digital select input for choosing the internal or an external data clock. With EXT/
INT
tied LOW, after initiating a conversion, 16 DATACLK pulses transmit the previous
conversion result as shown in Figure 3. With EXT/
INT
set to a logic HIGH, output
data is synchronized to an external clock signal connected to the DATACLK input.
Data is output as indicated in Figure 4 through Figure 9.
Digital Ground.
Digital output frame synchronization for use with an external data clock
(EXT/
INT
= Logic HIGH). When a read sequence is initiated, a pulse one
DATACLK period wide is output synchronous to the external data clock.
Serial data clock input or output, dependent upon the logic state of the EXT/
INT
pin. When using the internal data clock (EXT/
INT
= Logic LOW), a conversion
start sequence will initiate transmission of 16 DATACLK periods. Output data is
synchronous to this clock and is valid on both its rising and falling edges (Figure 3).
When using an external data clock (EXT/
INT
= Logic HIGH), the
CS
and R/
C
signals control how conversion data is accessed.
The serial data output is synchronized to DATACLK. Conversion results are
stored in an on-chip register. The AD977 provides the conversion result, MSB first,
from its internal shift register. The DATA format is determined by the logic level of
SB/
BTC
. When using the internal data clock (EXT/
INT
= Logic LOW), DATA is
valid on both the rising and falling edges of DATACLK. Between conversions
DATA will remain at the level of the TAG input when the conversion was started.
Using an external data clock (EXT/
INT
= Logic HIGH) allows previous conversion
data to be accessed during a conversion (Figures 5, 7 and 9) or the conversion
result can be accessed after the completion of a conversion (Figures 4, 6 and 8).
This digital input can be used with an external data clock, (EXT/
INT
= Logic
HIGH) to daisy chain the conversion results from two or more AD977s onto a
single DATA line. The digital data level on TAG is output on DATA with a delay
of 16 or 17 external DATACLK periods after the initiation of the read sequence.
Dependent on whether a SYNC is not present or present.
Read/Convert Input. Is used to control the conversion and read modes of the
AD977. With
CS
LOW; a falling edge on R/
C
holds the analog input signal inter-
nally and starts a conversion, a rising edge enables the transmission of the conver-
sion result.
Chip Select Input. With R/
C
LOW, a falling edge on
CS
will initiate a conversion.
With R/
C
HIGH, a falling edge on
CS
will enable the serial data output sequence.
Busy Output. Goes LOW when a conversion is started, and remains LOW until the
conversion is completed and the data is latched into the on-chip shift register.
Power-Down Input. When set to a logic HIGH power consumption is reduced and
conversions are inhibited. The conversion result from the previous conversion is
stored in the onboard shift register.
Analog Power Supply. Nominally 5 V.
Digital Power Supply. Nominally 5 V.
6
7
REF
7
8
9
12
AGND2
SB/
BTC
9
13
EXT/
INT
10
11
14
15
DGND
SYNC
12
16
DATACLK
13
17
DATA
14
19
TAG
15
21
R/
C
16
24
CS
17
25
BUSY
18
26
PWRD
19
20
27
28
V
ANA
V
DIG
相關PDF資料 |
PDF描述 |
|---|---|
| AD977ABRS | 16-Bit, 100 kSPS/200 kSPS BiCMOS A/D Converter |
| AD977AAN | 16-Bit, 100 kSPS/200 kSPS BiCMOS A/D Converter |
| AD977AAR | 16-Bit, 100 kSPS/200 kSPS BiCMOS A/D Converter |
| AD977AARS | 16-Bit, 100 kSPS/200 kSPS BiCMOS A/D Converter |
| AD977ABN | 16-Bit, 100 kSPS/200 kSPS BiCMOS A/D Converter |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| AD977CRSZ | 功能描述:IC ADC 16BIT SRL 100KSPS 28SSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 其它有關文件:TSA1204 View All Specifications 標準包裝:1 系列:- 位數(shù):12 采樣率（每秒）:20M 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:2 功率耗散（最大）:155mW 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-TQFP 供應商設備封裝:48-TQFP（7x7） 包裝:Digi-Reel® 輸入數(shù)目和類型:4 個單端，單極；2 個差分，單極 產(chǎn)品目錄頁面:1156 (CN2011-ZH PDF) 其它名稱:497-5435-6 |
| AD977CRZ | 功能描述:IC ADC 16BIT 100KSPS 20SOIC RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標準包裝:1 系列:- 位數(shù):14 采樣率（每秒）:83k 數(shù)據(jù)接口:串行，并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:28-DIP（0.600"，15.24mm） 供應商設備封裝:28-PDIP 包裝:管件 輸入數(shù)目和類型:1 個單端，雙極 |
| AD977CRZRL | 功能描述:IC ADC 16BIT 100KSPS 20SOIC RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標準包裝:1,000 系列:- 位數(shù):12 采樣率（每秒）:300k 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:75mW 電壓電源:單電源 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC（0.295"，7.50mm 寬） 供應商設備封裝:24-SOIC 包裝:帶卷 (TR) 輸入數(shù)目和類型:1 個單端，單極；1 個單端，雙極 |
| AD9780 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Dual 12-/14-/16-Bit, LVDS Interface, 500 MSPS DACs |
| AD9780BCPZ | 功能描述:IC DAC 12BT 600MSPS LVDS 72LFCSP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 產(chǎn)品培訓模塊:Data Converter Fundamentals DAC Architectures 標準包裝:750 系列:- 設置時間:7µs 位數(shù):16 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 電壓電源:雙 ± 功率耗散（最大）:100mW 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-LCC（J 形引線） 供應商設備封裝:28-PLCC（11.51x11.51） 包裝:帶卷 (TR) 輸出數(shù)目和類型:1 電壓，單極；1 電壓，雙極 采樣率（每秒）:143k |
發(fā)布緊急采購，3分鐘左右您將得到回復。