- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄362116 > AD976A (Analog Devices, Inc.) 16-Bit, 100 kSPS/200 kSPS BiCMOS A/D Converters PDF資料下載
參數(shù)資料
| 型號(hào)： | AD976A |
| 廠商： | Analog Devices, Inc. |
| 元件分類： | 串行ADC |
| 英文描述： | 16-Bit, 100 kSPS/200 kSPS BiCMOS A/D Converters |
| 中文描述： | 16位，100 kSPS/200 kSPS的BiCMOS工藝的A / D轉(zhuǎn)換器 |
| 文件頁(yè)數(shù)： | 13/23頁(yè) |
| 文件大?。?/td> | 577K |
| 代理商： | AD976A |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)當(dāng)前第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)
AD9761
–13–
The positive output compliance range is slightly dependent on
the full-scale output current, I
OUTFS
. It degrades slightly from
its nominal 1.25 V for an I
OUTFS
= 10 mA to 1.00 V for an
I
OUTFS
= 2 mA. Applications requiring the AD9761’s output
(i.e., V
OUTA
and/or V
OUTB
) to extend to its output compliance
range should size R
LOAD
accordingly. Operation beyond this
compliance range will adversely affect the AD9761’s linearity
performance and subsequently degrade its distortion perfor-
mance. Note, the optimum distortion performance of the AD9761
is obtained by restricting its output(s) as seen at IOUT(A/B)
and QOUT(A/B) to within
±
0.5 V.
DIGITAL INPUTS AND INTERLEAVED INTERFACE
CONSIDERATIONS
The AD9761 digital interface consists of 10 data input pins, a
clock input pin, and three control pins. It is designed to support
a clock rate up to 40 MSPS. The 10-bit parallel data inputs
follow standard positive binary coding, where DB9 is the most
significant bit (MSB) and DB0 is the least significant bit (LSB).
IOUTA (or QOUTA) produces a full-scale output current when
all data bits are at Logic 1. IOUTB (or QOUTB) produces a
complementary output, with the full-scale current split between
the two outputs as a function of the input code.
STATE
MACHINE
"I" AND "Q" DATA
CLOCK
SELECT
RESET/SLEEP
WRITE
"Q" DATA
CLOCK
2
"I" DATA
"I"
INPUT
REGISTER
"I"
FILTER
REGISTER
"Q"
INPUT
REGISTER
"Q"
INPUT
REGISTER
Figure 28. Block Diagram of Digital Interface
The AD9761 interfaces with a single 10-bit digital input bus
that supports interleaved I and Q input data. Figure 28 shows a
simplified block diagram of the digital interface circuitry consist-
ing of two banks of edge triggered registers, two multiplexers,
and a state machine. Interleaved I and Q input data is presented
at the DATA input bus, where it is then latched into the selected I
or Q input register on the rising edge of the WRITE input. The
output of these input registers is transferred in pairs to their
respective interpolator filters’ register after each Q write on the
rising edge of the CLOCK input (refer to Timing Diagram in
Figure 2). A state machine ensures the proper pairing of I and
Q input data to the interpolation filter’s inputs.
The SELECT signal at the time of the rising edge of the WRITE
signal determines which input register latches the input data. If
SELECT is high around the rising edge of WRITE the data is
latched into the I register of the AD9761. If SELECT is low
around the rising edge of the WRITE, the data is latched into
the Q register of the AD9761. If SELECT is kept in one state
while data is repeatedly writing to the AD9761, the data will be
written into the selected filter register at half the input data rate
since the data is always assumed to be interleaved.
The state machine controls the generation of the divided clock
and hence pairing of I and Q data inputs. After the AD9761 is
reset, the state machine keeps track of the paired I and Q data.
The state transition diagram is shown in Figure 29, in which all
the states are defined. A transition in state occurs upon the
rising edge of CLOCK and is a function of the current state as
well as status of SELECT, WRITE and SLEEP. The state
machine is reset on the first rising CLOCK edge while RESET
remains high. Upon RESET returning low, a state transition will
occur on the first rising edge of CLOCK. The most recent I and
Q data samples are transferred to the correct interpolation filter
only upon entering state FILTER DATA.
Note, it is possible to ensure proper pairing of I and Q
data inputs without issuing RESET high. This may be
accomplished by writing two or more successive Q data
inputs followed by a clock. In this case, the state machine
will advance to either the RESET or FILTER DATA state.
The state machine will advance to the ONE-I state upon
writing I data followed by a clock.
ONE, I
RESET
FILTER
DATA
I or Q or N
N
I = WRITE & SELECT FOLLOWED BY A CLOCK
Q = WRITE &
SELECT
FOLLOWED BY A CLOCK
N = CLOCK ONLY, NO WRITE
I
I
Q
Q or N
Figure 29. State Transition Diagram of AD9761 Digital
Interface
An example helps illustrate the digital timing and control
requirements to ensure proper pairing of I and Q data. In this
example, the AD9761 is assumed to interface with a host pro-
cessor on a dedicated data bus and the state machine is reset by
asserting a Logic Level “1” to the RESET/SLEEP input for a
duration of one clock cycle. In the timing diagram shown in
Figure 30, WRITE and CLOCK are tied together while SELECT
is updated at the same instance as DATA. Since SELECT is
high upon RESET returning low, I data is latched into the I
input register on the first rising WRITE. On the next rising
WRITE edge, the Q data is latched into its input register and
the outputs of both input registers are latched into their respec-
tive I and Q filter registers. The sequence of events is repeated
on the next rising WRITE edge with the new I data being
latched into the I input register.
The digital inputs are CMOS compatible with logic thresholds,
V
THRESHOLD
set to approximately half the digital positive supply
(DVDD) or
V
THRESHOLD
= DVDD
/2 (
±
20%).
The internal digital circuitry of the AD9761 is capable of oper-
ating over a digital supply range of 2.7 V to 5.5 V. As a result,
the digital inputs can also accommodate TTL levels when DVDD
is set to accommodate the maximum high level voltage, V
OH(MAX)
,
of the TTL drivers. A DVDD of 3 V to 3.3 V will typically
Powered by ICminer.com Electronic-Library Service CopyRight 2003
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD976AAN | 16-Bit, 100 kSPS/200 kSPS BiCMOS A/D Converters |
| AD976AAR | 16-Bit, 100 kSPS/200 kSPS BiCMOS A/D Converters |
| AD976AARS | 16-Bit, 100 kSPS/200 kSPS BiCMOS A/D Converters |
| AD976ABN | 16-Bit, 100 kSPS/200 kSPS BiCMOS A/D Converters |
| AD976ABR | 16-Bit, 100 kSPS/200 kSPS BiCMOS A/D Converters |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD976AAN | 功能描述:IC ADC 16BIT 200KSPS 28-DIP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):14 采樣率（每秒）:83k 數(shù)據(jù)接口:串行，并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:28-DIP（0.600"，15.24mm） 供應(yīng)商設(shè)備封裝:28-PDIP 包裝:管件 輸入數(shù)目和類型:1 個(gè)單端，雙極 |
| AD976AANZ | 功能描述:IC ADC 16BIT 200KSPS 28-DIP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:microPOWER™ 位數(shù):8 采樣率（每秒）:1M 數(shù)據(jù)接口:串行，SPI? 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:- 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:24-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:24-VQFN 裸露焊盤（4x4） 包裝:Digi-Reel® 輸入數(shù)目和類型:8 個(gè)單端，單極 產(chǎn)品目錄頁(yè)面:892 (CN2011-ZH PDF) 其它名稱:296-25851-6 |
| AD976AANZ | 制造商:Analog Devices 功能描述:IC 16-BIT ADC |
| AD976AAR | 功能描述:IC ADC 16BIT 200KSPS 28-SOIC RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):14 采樣率（每秒）:83k 數(shù)據(jù)接口:串行，并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:28-DIP（0.600"，15.24mm） 供應(yīng)商設(shè)備封裝:28-PDIP 包裝:管件 輸入數(shù)目和類型:1 個(gè)單端，雙極 |
| AD976AARS | 功能描述:IC ADC 16BIT 200KSPS 28-SSOP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):14 采樣率（每秒）:83k 數(shù)據(jù)接口:串行，并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:28-DIP（0.600"，15.24mm） 供應(yīng)商設(shè)備封裝:28-PDIP 包裝:管件 輸入數(shù)目和類型:1 個(gè)單端，雙極 |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。