- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄375248 > AD976 (Analog Devices, Inc.) 16-Bit, 100 kSPS/200 kSPS BiCMOS A/D Converters(100kSPS 16位A/D轉換器) PDF資料下載
參數(shù)資料
| 型號： | AD976 |
| 廠商： | Analog Devices, Inc. |
| 元件分類： | 串行ADC |
| 英文描述： | 16-Bit, 100 kSPS/200 kSPS BiCMOS A/D Converters(100kSPS 16位A/D轉換器) |
| 中文描述： | 16位，100 kSPS/200 kSPS的BiCMOS工藝的A / D轉換器（100ksps的16位的A / D轉換器） |
| 文件頁數(shù)： | 6/15頁 |
| 文件大?。?/td> | 200K |
| 代理商： | AD976 |
AD976/AD976A
–6–
REV. B
PIN FUNCTION DESCRIPTIONS
Pin No.
Mnemonic
Description
1
V
IN
Analog Input. Connect a 200
resistor between V
IN
and the analog signal source. The full-scale
input range is
±
10 V.
Analog Ground. Used as the ground reference point for the REF pin.
Reference Input/Output. The internal +2.5 V reference is available at this pin. Alternatively, an
external reference can be used to override the internal reference. In either case, connect a 2.2
μ
F
tantalum capacitor between REF and AGND1.
Reference Buffer Output. Connect a 2.2
μ
F tantalum capacitor between CAP and AGND2.
Analog Ground.
Data Bit 15. Most significant bit of conversion result. High impedance state when
CS
is HIGH or
when R/
C
is LOW.
Data Bits 14–8. High impedance state when
CS
is HIGH or when R/
C
is LOW.
Digital Ground.
Data Bits 7–1. High impedance state when
CS
is HIGH or when R/
C
is LOW.
Data Bit 0. Least significant bit of conversion result. High impedance state when
CS
is HIGH or
when R/
C
is LOW.
Byte Select. With BYTE LOW, data will be output as indicated above; Pin 6 (D15) is the MSB,
Pin 22 (D0) is the LSB. With BYTE HIGH, the top and bottom 8 bits of data will be switched;
D15–D8 are output on Pins 15–22 and D7–D0 are output on Pins 6–13.
Read/Convert Input. With
CS
LOW, a falling edge on R/
C
puts the internal sample/hold into the
hold state and starts a conversion; a rising edge enables the output data bits.
Chip Select Input. Internally OR’d with R/
C
. With R/
C
LOW, a falling edge on
CS
will initiate a
conversion. With R/
C
HIGH, a falling edge on
CS
will enable the output data bits. When
CS
is
HIGH, the output data bits will be in the Hi-impedance state.
Busy Output. Goes LOW when a conversion is started and remains LOW until the conversion is
completed and the data is latched into the output register. With
CS
tied LOW and R/
C
HIGH,
output data will be valid when
BUSY
rises. The rising edge of
BUSY
can be used to latch the out-
put data.
Analog Power Supply. Nominally +5 V.
Digital Power Supply. Nominally +5 V.
2
3
AGND1
REF
4
5
6
CAP
AGND2
D15 (MSB)
7–13
14
15–21
22
D14–D8
DGND
D7–D1
D0 (LSB)
23
BYTE
24
R/
C
25
CS
26
BUSY
27
28
V
ANA
V
DIG
DEFINITION OF SPECIFICATIONS
INTEGRAL NONLINEARITY ERROR (INL)
Linearity error refers to the deviation of each individual code
from a line drawn from “negative full scale” to “positive full
scale.” The point used as negative full scale occurs 1/2 LSB
before the first code transition. Positive full scale is defined as a
level 1 1/2 LSB beyond the last code transition. The deviation is
measured from the middle of each particular code to the true
straight line.
DIFFERENTIAL NONLINEARITY ERROR (DNL)
In an ideal ADC, code transitions are 1 LSB apart. Differential
nonlinearity is the maximum deviation from this ideal value. It
is often specified in terms of resolution for which no missing
codes are guaranteed.
6
FULL-SCALE ERROR
The last + transition (from 011. . .10 to 011. . .11) should
occur for an analog voltage 1 1/2 LSB below the nominal full
scale (9.9995422 V for a
±
10 V range). The full-scale error is
the deviation of the actual level of the last transition from the
ideal level.
BIPOLAR ZERO ERROR
Bipolar zero error is the difference between the ideal midscale
input voltage (0 V) and the actual voltage producing the midscale
output code.
INPUT BANDWIDTH
The input bandwidth is that frequency at which the amplitude
of the reconstructed fundamental is reduced by 3 dB for a full-
scale input.
FULL-POWER BANDWIDTH
Full-power bandwidth is defined as the full-scale input fre-
quency at which signal to (Noise + Distortion) degrades to
60 dB, as 10 bits of accuracy.
APERTURE DELAY
Aperture delay is a measure of the Sample-and-Hold Amplifier
(SHA) performance and is measured from the rising edge of the
clock input to when the input signal is held for a conversion.
相關PDF資料 |
PDF描述 |
|---|---|
| AD9772AST | 14-Bit, 150 MSPS TxDAC⑩ with 2x Interpolation Filter |
| AD9772EB | 14-Bit, 150 MSPS TxDAC⑩ with 2x Interpolation Filter |
| AD9772A | 14-Bit, 160 MSPS TxDAC+ with 2x Interpolation Filter |
| AD9772AAST | 14-Bit, 160 MSPS TxDAC+ with 2x Interpolation Filter |
| AD9772 | 14-Bit,150 MSPS T×DAC+TM with 2× Interpolation Filter(單電源,過采樣,14位D/A轉換器) |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| AD9760 | 制造商:AD 制造商全稱:Analog Devices 功能描述:10-Bit, 125 MSPS TxDAC D/A Converter |
| AD9760-50AR | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:10-Bit Digital-to-Analog Converter |
| AD9760AR | 功能描述:IC DAC 10BIT 125MSPS 28-SOIC RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉換器 系列:TxDAC® 標準包裝:47 系列:- 設置時間:2µs 位數(shù):14 數(shù)據(jù)接口:并聯(lián) 轉換器數(shù)目:1 電壓電源:單電源 功率耗散（最大）:55µW 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:28-SSOP（0.209"，5.30mm 寬） 供應商設備封裝:28-SSOP 包裝:管件 輸出數(shù)目和類型:1 電流，單極；1 電流，雙極 采樣率（每秒）:* |
| AD9760AR50 | 功能描述:IC DAC 10BIT 50MSPS 28-SOIC RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉換器 系列:TxDAC® 標準包裝:47 系列:- 設置時間:2µs 位數(shù):14 數(shù)據(jù)接口:并聯(lián) 轉換器數(shù)目:1 電壓電源:單電源 功率耗散（最大）:55µW 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:28-SSOP（0.209"，5.30mm 寬） 供應商設備封裝:28-SSOP 包裝:管件 輸出數(shù)目和類型:1 電流，單極；1 電流，雙極 采樣率（每秒）:* |
發(fā)布緊急采購，3分鐘左右您將得到回復。