參數(shù)資料
型號: AD9764AR
廠商: ANALOG DEVICES INC
元件分類: DAC
英文描述: 14-Bit, 125 MSPS TxDAC D/A Converter
中文描述: PARALLEL, WORD INPUT LOADING, 0.035 us SETTLING TIME, 14-BIT DAC, PDSO28
封裝: 0.300 INCH, SOIC-28
文件頁數(shù): 5/22頁
文件大?。?/td> 307K
代理商: AD9764AR
REV. B
AD9764
–5–
PIN CONFIGURATION
14
13
12
11
17
16
15
20
19
18
10
9
8
1
2
3
4
7
6
5
TOP VIEW
(Not to Scale)
28
27
26
25
24
23
22
21
AD9764
NC = NO CONNECT
(MSB) DB13
DB12
DB11
DB10
DB9
DB8
DB7
DB6
DB5
DB4
DB3
DB2
DB1
DB0
CLOCK
DVDD
DCOM
NC
AVDD
COMP2
I
OUTA
I
OUTB
ACOM
COMP1
FS ADJ
REFIO
REFLO
SLEEP
PIN FUNCTION DESCRIPTIONS
Pin No.
Name
Description
1
2–13
14
15
DB13
DB12–DB1 Data Bits 1–12.
DB0
Least Significant Data Bit (LSB).
SLEEP
Power-Down Control Input. Active High. Contains active pull-down circuit; it may be left unterminated if
not used.
REFLO
Reference Ground when Internal 1.2 V Reference Used. Connect to AVDD to disable internal reference.
REFIO
Reference Input/Output. Serves as reference input when internal reference disabled (i.e., Tie REFLO to
AVDD). Serves as 1.2 V reference output when internal reference activated (i.e., Tie REFLO to ACOM).
Requires 0.1
μ
F capacitor to ACOM when internal reference activated.
FS ADJ
Full-Scale Current Output Adjust.
COMP1
Bandwidth/Noise Reduction Node. Add 0.1
μ
F to AVDD for optimum performance.
ACOM
Analog Common.
I
OUTB
Complementary DAC Current Output. Full-scale current when all data bits are 0s.
I
OUTA
DAC Current Output. Full-scale current when all data bits are 1s.
COMP2
Internal Bias Node for Switch Driver Circuitry. Decouple to ACOM with 0.1
μ
F capacitor.
AVDD
Analog Supply Voltage (+2.7 V to +5.5 V).
NC
No Internal Connection.
DCOM
Digital Common.
DVDD
Digital Supply Voltage (+2.7 V to +5.5 V).
CLOCK
Clock Input. Data latched on positive edge of clock.
Most Significant Data Bit (MSB).
16
17
18
19
20
21
22
23
24
25
26
27
28
相關(guān)PDF資料
PDF描述
AD9764ARU 14-Bit, 125 MSPS TxDAC D/A Converter
AD9764* 14-Bit. 125 MSPS TxDAC D/A Converter
AD97651 12-Bit, 125 MSPS Dual TxDAC+ D/A Converter
AD9767 14-Bit, 125 MSPS Dual TxDAC+ D/A Converter
AD9767-EB 14-Bit, 125 MSPS Dual TxDAC+ D/A Converter
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9764ARRL 功能描述:IC DAC 14BIT 125MSPS 28-SOIC RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:TxDAC® 標(biāo)準(zhǔn)包裝:47 系列:- 設(shè)置時間:2µs 位數(shù):14 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 電壓電源:單電源 功率耗散(最大):55µW 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:28-SSOP(0.209",5.30mm 寬) 供應(yīng)商設(shè)備封裝:28-SSOP 包裝:管件 輸出數(shù)目和類型:1 電流,單極;1 電流,雙極 采樣率(每秒):*
AD9764ARU 功能描述:IC DAC 14BIT 125MSPS 28-TSSOP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:TxDAC® 產(chǎn)品培訓(xùn)模塊:Data Converter Fundamentals DAC Architectures 標(biāo)準(zhǔn)包裝:750 系列:- 設(shè)置時間:7µs 位數(shù):16 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 電壓電源:雙 ± 功率耗散(最大):100mW 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-LCC(J 形引線) 供應(yīng)商設(shè)備封裝:28-PLCC(11.51x11.51) 包裝:帶卷 (TR) 輸出數(shù)目和類型:1 電壓,單極;1 電壓,雙極 采樣率(每秒):143k
AD9764ARURL 功能描述:INTEGRATED CIRCUIT 制造商:analog devices inc. 系列:* 包裝:帶卷(TR) 零件狀態(tài):最後搶購 封裝/外殼:28-TSSOP(0.173",4.40mm 寬) 供應(yīng)商器件封裝:28-TSSOP 標(biāo)準(zhǔn)包裝:1
AD9764ARURL7 功能描述:IC DAC 14BIT 125MSPS 28-TSSOP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:TxDAC® 標(biāo)準(zhǔn)包裝:47 系列:- 設(shè)置時間:2µs 位數(shù):14 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 電壓電源:單電源 功率耗散(最大):55µW 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:28-SSOP(0.209",5.30mm 寬) 供應(yīng)商設(shè)備封裝:28-SSOP 包裝:管件 輸出數(shù)目和類型:1 電流,單極;1 電流,雙極 采樣率(每秒):*
AD9764ARUZ 功能描述:IC DAC 14BIT 125MSPS 28-TSSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:TxDAC® 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:50 系列:- 設(shè)置時間:4µs 位數(shù):12 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:2 電壓電源:單電源 功率耗散(最大):- 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:8-TSSOP,8-MSOP(0.118",3.00mm 寬) 供應(yīng)商設(shè)備封裝:8-uMAX 包裝:管件 輸出數(shù)目和類型:2 電壓,單極 采樣率(每秒):* 產(chǎn)品目錄頁面:1398 (CN2011-ZH PDF)