- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373967 > AD9764* (Analog Devices, Inc.) 14-Bit. 125 MSPS TxDAC D/A Converter PDF資料下載
參數(shù)資料
| 型號： | AD9764* |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | 14-Bit. 125 MSPS TxDAC D/A Converter |
| 中文描述： | 14位。 125 MSPS的TxDAC系列D / A轉(zhuǎn)換 |
| 文件頁數(shù)： | 13/22頁 |
| 文件大?。?/td> | 307K |
REV. B
AD9764
–13–
Since the AD9764 is capable of being updated up to 125 MSPS,
the quality of the clock and data input signals are important in
achieving the optimum performance. Operating the AD9764
with reduced logic swings and a corresponding digital supply
(DVDD) will result in the lowest data feedthrough and on-chip
digital noise. The drivers of the digital data interface circuitry
should be specified to meet the minimum setup and hold times
of the AD9764 as well as its required min/max input logic level
thresholds.
Digital signal paths should be kept short and run lengths
matched to avoid propagation delay mismatch. The insertion
of a low value resistor network (i.e., 20
to 100
) between
the AD9764 digital inputs and driver outputs may be helpful in
reducing any overshooting and ringing at the digital inputs that
contribute to data feedthrough. For longer run lengths and high
data update rates, strip line techniques with proper termination
resistors should be considered to maintain “clean” digital inputs.
The external clock driver circuitry should provide the AD9764
with a low jitter clock input meeting the min/max logic levels
while providing fast edges. Fast clock edges will help minimize
any jitter that will manifest itself as phase noise on a recon-
structed waveform. Thus, the clock input should be driven by
the fastest logic family suitable for the application.
Note, that the clock input could also be driven via a sine wave,
which is centered around the digital threshold (i.e., DVDD/2)
and meets the min/max logic threshold. This will typically result
in a slight degradation in the phase noise, which becomes more
noticeable at higher sampling rates and output frequencies.
Also, at higher sampling rates, the 20% tolerance of the digital
logic threshold should be considered since it will affect the effec-
tive clock duty cycle and, subsequently, cut into the required
data setup and hold times.
SLEEP MODE OPERATION
The AD9764 has a power-down function that turns off the
output current and reduces the supply current to less than
8.5 mA over the specified supply range of 2.7 V to 5.5 V and
temperature range. This mode can be activated by applying a
logic level “1” to the SLEEP pin. This digital input also con-
tains an active pull-down circuit that ensures the AD9764 re-
mains enabled if this input is left disconnected. The SLEEP
input with active pull-down requires <40
μ
A of drive current.
The power-up and power-down characteristics of the AD9764
are dependent upon the value of the compensation capacitor
connected to COMP1. With a nominal value of 0.1
μ
F, the
AD9764 takes less than 5
μ
s to power down and approximately
3.25 ms to power back up. Note, the SLEEP MODE should not
be used when the external control amplifier is used as shown in
Figure 27.
POWER DISSIPATION
The power dissipation, P
D
, of the AD9764 is dependent on
several factors, including: (1) AVDD and DVDD, the power
supply voltages; (2) I
OUTFS
, the full-scale current output; (3)
f
CLOCK
, the update rate; and (4) the reconstructed digital input
waveform. The power dissipation is directly proportional to the
analog supply current, I
AVDD
, and the digital supply current,
I
DVDD
. I
AVDD
is directly proportional to I
OUTFS,
as shown in
Figure 30, and is insensitive to f
CLOCK
.
I
OUTFS
– mA
30
02
20
4
6
8
10
12
14
16
18
25
20
15
10
5
I
A
Figure 30. I
AVDD
vs. I
OUTFS
Conversely, I
DVDD
is dependent on both the digital input wave-
form, f
CLOCK
, and digital supply DVDD. Figures 31 and 32
show I
DVDD
as a function of full-scale sine wave output ratios
(f
OUT
/f
CLOCK
) for various update rates with DVDD = 5 V and
DVDD = 3 V, respectively. Note, how I
DVDD
is reduced by more
than a factor of 2 when DVDD is reduced from 5 V to 3V.
RATIO – f
OUT
/f
CLK
18
16
0
0.01
1
0.1
I
D
8
6
4
2
12
10
14
5MSPS
25MSPS
50MSPS
100MSPS
125MSPS
Figure 31. I
DVDD
vs. Ratio @ DVDD = 5 V
RATIO – f
OUT
/f
CLK
8
0
0.01
1
0.1
I
D
6
4
2
5MSPS
25MSPS
50MSPS
100MSPS
125MSPS
Figure 32. I
DVDD
vs. Ratio @ DVDD = 3 V
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD97651 | 12-Bit, 125 MSPS Dual TxDAC+ D/A Converter |
| AD9767 | 14-Bit, 125 MSPS Dual TxDAC+ D/A Converter |
| AD9767-EB | 14-Bit, 125 MSPS Dual TxDAC+ D/A Converter |
| AD9767AST | 14-Bit, 125 MSPS Dual TxDAC+ D/A Converter |
| AD9768 | Ultrahigh Speed IC D/A Converter |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9764AR | 功能描述:IC DAC 14BIT 125MSPS 28-SOIC RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:TxDAC® 產(chǎn)品培訓(xùn)模塊:Data Converter Fundamentals DAC Architectures 標準包裝:750 系列:- 設(shè)置時間:7µs 位數(shù):16 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 電壓電源:雙 ± 功率耗散（最大）:100mW 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-LCC（J 形引線） 供應(yīng)商設(shè)備封裝:28-PLCC（11.51x11.51） 包裝:帶卷 (TR) 輸出數(shù)目和類型:1 電壓，單極；1 電壓，雙極 采樣率（每秒）:143k |
| AD9764ARRL | 功能描述:IC DAC 14BIT 125MSPS 28-SOIC RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:TxDAC® 標準包裝:47 系列:- 設(shè)置時間:2µs 位數(shù):14 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 電壓電源:單電源 功率耗散（最大）:55µW 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:28-SSOP（0.209"，5.30mm 寬） 供應(yīng)商設(shè)備封裝:28-SSOP 包裝:管件 輸出數(shù)目和類型:1 電流，單極；1 電流，雙極 采樣率（每秒）:* |
| AD9764ARU | 功能描述:IC DAC 14BIT 125MSPS 28-TSSOP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:TxDAC® 產(chǎn)品培訓(xùn)模塊:Data Converter Fundamentals DAC Architectures 標準包裝:750 系列:- 設(shè)置時間:7µs 位數(shù):16 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 電壓電源:雙 ± 功率耗散（最大）:100mW 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-LCC（J 形引線） 供應(yīng)商設(shè)備封裝:28-PLCC（11.51x11.51） 包裝:帶卷 (TR) 輸出數(shù)目和類型:1 電壓，單極；1 電壓，雙極 采樣率（每秒）:143k |
| AD9764ARURL | 功能描述:INTEGRATED CIRCUIT 制造商:analog devices inc. 系列:* 包裝:帶卷（TR） 零件狀態(tài):最後搶購 封裝/外殼:28-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商器件封裝:28-TSSOP 標準包裝:1 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。