參數(shù)資料
型號: AD9761ARSZ
廠商: Analog Devices Inc
文件頁數(shù): 21/24頁
文件大?。?/td> 0K
描述: IC DAC 10BIT DUAL 40MSPS 28-SSOP
產(chǎn)品培訓(xùn)模塊: Data Converter Fundamentals
DAC Architectures
標準包裝: 47
設(shè)置時間: 35ns
位數(shù): 10
數(shù)據(jù)接口: 并聯(lián)
轉(zhuǎn)換器數(shù)目: 2
電壓電源: 模擬和數(shù)字
功率耗散(最大): 250mW
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 28-SSOP(0.209",5.30mm 寬)
供應(yīng)商設(shè)備封裝: 28-SSOP
包裝: 管件
輸出數(shù)目和類型: 4 電流,單極;4 電流,雙極
采樣率(每秒): 40M
產(chǎn)品目錄頁面: 785 (CN2011-ZH PDF)
配用: AD9761-EBZ-ND - BOARD EVAL FOR AD9761
AD9761
–6–
AD9761
–7–
PIN FUNCTION DESCRIPTIONS
Pin No.
Mnemonic
Description
1
DB9
Most Significant Data Bit (MSB).
2–9
DB8–DB1
Data Bits 1–8.
10
DB0
Least Significant Data Bit (LSB).
11
CLOCK
Clock Input. Both DACs’ outputs updated on positive edge of clock and digital filters read respective
input registers.
12
WRITE
Write Input. DAC input registers latched on positive edge of write.
13
SELECT
Select Input. Select high routes input data to I DAC; select low routes data to Q DAC.
14
DVDD
Digital Supply Voltage (2.7 V to 5.5 V).
15
DCOM
Digital Common.
16
COMP3
Internal Bias Node for Switch Driver Circuitry. Decouple to ACOM with 0.1 F capacitor.
17
QOUTA
Q DAC Current Output. Full-scale current when all data bits are 1s.
18
QOUTB
Q DAC Complementary Current Output. Full-scale current when all data bits are 0s.
19
REFLO
Reference Ground when Internal 1.2 V Reference Used. Connect to AVDD to disable internal reference.
20
REFIO
Reference Input/Output. Serves as reference input when internal reference disabled. Serves as 1.2 V
reference output when internal reference activated. Requires 0.1 F capacitor to ACOM when internal
reference activated.
21
FSADJ
Full-Scale Current Output Adjust. Resistance to ACOM sets full-scale output current.
22
COMP2
Bandwidth/Noise Reduction Node. Add 0.1 F to AVDD for optimum performance.
23
AVDD
Analog Supply Voltage (3 V to 5.5 V).
24
ACOM
Analog Common.
25
IOUTB
I DAC Complementary Current Output. Full-scale current when all data bits are 0s.
26
IOUTA
I DAC Current Output. Full-scale current when all data bits are 1s.
27
COMP1
Internal Bias Node for Switch Driver Circuitry. Decouple to AGND with 0.1 F capacitor.
28
RESET/SLEEP
Power-Down Control Input if Asserted for Four Clock Cycles or Longer. Reset control input if
asserted for less than four clock cycles. Active high. Connect to DCOM if not used. Refer to RESET/
SLEEP Mode Operation section.
PIN CONFIGURATION
14
13
12
11
17
16
15
20
19
18
10
9
8
1
2
3
4
7
6
5
TOP VIEW
(Not to Scale)
28
27
26
25
24
23
22
21
AD9761
(MSB) DB9
IOUTB
IOUTA
COMP1
RESET/SLEEP
DB8
DB7
DB6
COMP2
AVDD
ACOM
DB5
DB4
DB3
DB2
DB1
(LSB) DB0
REFLO
REFIO
FSADJ
CLOCK
WRITE
SELECT
DVDD
QOUTB
DCOM
COMP3
QOUTA
REV. C
相關(guān)PDF資料
PDF描述
VI-J0R-MZ-F2 CONVERTER MOD DC/DC 7.5V 25W
SI5338K-A-GM IC CLK GEN I2C BUS PROG 24QFN
D38999/20KF32PC CONN RCPT 32POS WALL MNT W/PINS
MS3101A36-8S CONN RCPT 47POS FREE HNG W/SCKT
M83723/84G1212N CONN RCPT 12POS JAM NUT W/SCKT
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9761ARSZRL 功能描述:IC DAC 10BIT DUAL 40MSPS 28-SSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 標準包裝:47 系列:- 設(shè)置時間:2µs 位數(shù):14 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 電壓電源:單電源 功率耗散(最大):55µW 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:28-SSOP(0.209",5.30mm 寬) 供應(yīng)商設(shè)備封裝:28-SSOP 包裝:管件 輸出數(shù)目和類型:1 電流,單極;1 電流,雙極 采樣率(每秒):*
AD9761-EB 制造商:Analog Devices 功能描述:Evaluation Board For AD9761 制造商:Analog Devices 功能描述:DEV TOOLS, EVAL BD FOR AD9761 - Bulk 制造商:Analog Devices 功能描述:SEMICONDUCTOR ((NS))
AD9761-EBZ 功能描述:BOARD EVAL FOR AD9761 RoHS:是 類別:編程器,開發(fā)系統(tǒng) >> 評估板 - 數(shù)模轉(zhuǎn)換器 (DAC) 系列:TxDAC® 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:1 系列:- DAC 的數(shù)量:4 位數(shù):12 采樣率(每秒):- 數(shù)據(jù)接口:串行,SPI? 設(shè)置時間:3µs DAC 型:電流/電壓 工作溫度:-40°C ~ 85°C 已供物品:板 已用 IC / 零件:MAX5581
AD9762 制造商:AD 制造商全稱:Analog Devices 功能描述:Analog Devices: Data Converters: DAC 12-Bit, 10 ns to 100 ns Converters Selection Table