參數(shù)資料
型號(hào): AD9755ASTZ
廠商: Analog Devices Inc
文件頁(yè)數(shù): 1/28頁(yè)
文件大小: 0K
描述: IC DAC 14BIT 300MSPS 48-LQFP
產(chǎn)品培訓(xùn)模塊: Data Converter Fundamentals
DAC Architectures
標(biāo)準(zhǔn)包裝: 1
系列: TxDAC+®
設(shè)置時(shí)間: 11ns
位數(shù): 14
數(shù)據(jù)接口: 并聯(lián)
轉(zhuǎn)換器數(shù)目: 1
電壓電源: 模擬和數(shù)字
功率耗散(最大): 165mW
工作溫度: -40°C ~ 85°C
安裝類(lèi)型: 表面貼裝
封裝/外殼: 48-LQFP
供應(yīng)商設(shè)備封裝: 48-LQFP(7x7)
包裝: 托盤(pán)
輸出數(shù)目和類(lèi)型: 2 電流,單極;2 電流,雙極
采樣率(每秒): 300M
產(chǎn)品目錄頁(yè)面: 785 (CN2011-ZH PDF)
配用: AD9755-EB-ND - BOARD EVAL FOR AD9755
a
AD9755
Information furnished by Analog Devices is believed to be accurate and
reliable. However, no responsibility is assumed by Analog Devices for its
use, nor for any infringements of patents or other rights of third parties that
may result from its use. No license is granted by implication or otherwise
under any patent or patent rights of Analog Devices. Trademarks and
registered trademarks are the property of their respective companies.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781/329-4700
Fax: 781/326-8703
2003 Analog Devices, Inc. All rights reserved.
REV. B
14-Bit, 300 MSPS
High Speed TxDAC+ D/A Converter
FUNCTIONAL BLOCK DIAGRAM
AVDD
ACOM
REFIO
FSADJ
PORT1
IOUTA
IOUTB
AD9755
DVDD
DCOM
LATCH
CLK+
CLK–
CLKVDD
PLLVDD
CLKCOM
RESET LPF DIV0 DIV1 PLLLOCK
PLL
CLOCK
MULTIPLIER
DAC
LATCH
DAC
REFERENCE
MUX
PORT2
PRODUCT DESCRIPTION
The AD9755 is a dual, muxed port, ultrahigh speed, single-
channel, 14-bit CMOS DAC. It integrates a high quality 14-bit
TxDAC+ core, a voltage reference, and digital interface circuitry
into a small 48-lead LQFP package. The AD9755 offers excep-
tional ac and dc performance while supporting update rates up
to 300 MSPS.
The AD9755 has been optimized for ultrahigh speed applica-
tions up to 300 MSPS where data rates exceed those possible on
a single data interface port DAC. The digital interface consists
of two buffered latches as well as control logic. These latches
can be time multiplexed to the high speed DAC in several ways.
This PLL drives the DAC latch at twice the speed of the exter-
nally applied clock and is able to interleave the data from the
two input channels. The resulting output data rate is twice that
of the two input channels. With the PLL disabled, an external
2
× clock may be supplied and divided by two internally.
The CLK inputs (CLK+/CLK–) can be driven either differentially
or single-ended, with a signal swing as low as 1 V p-p.
FEATURES
14-Bit Dual Muxed Port DAC
300 MSPS Output Update Rate
Excellent SFDR and IMD Performance
SFDR to Nyquist @ 25 MHz Output: 71 dB
Internal Clock Doubling PLL
Differential or Single-Ended Clock Input
On-Chip 1.2 V Reference
Single 3.3 V Supply Operation
Power Dissipation: 155 mW @ 3.3 V
48-Lead LQFP
APPLICATIONS
Communications: LMDS, LMCS, MMDS
Base Stations
Digital Synthesis
QAM and OFDM
The DAC utilizes a segmented current source architecture com-
bined with a proprietary switching technique to reduce glitch
energy and maximize dynamic accuracy. Differential current
outputs support single-ended or differential applications. The
differential outputs each provide a nominal full-scale current
from 2 mA to 20 mA.
The AD9755 is manufactured on an advanced low cost 0.35
m
CMOS process. It operates from a single supply of 3.0 V to 3.6 V
and consumes 155 mW of power.
PRODUCT HIGHLIGHTS
1. The AD9755 is a member of a pin compatible family of high
speed TxDAC+s providing 10-, 12-, and 14-bit resolution.
2. Ultrahigh Speed 300 MSPS Conversion Rate.
3. Dual 14-Bit Latched, Multiplexed Input Ports. The AD9755
features a flexible digital interface allowing high speed data
conversion through either a single or dual port input.
4. Low Power. Complete CMOS DAC function operates on
155 mW from a 3.0 V to 3.6 V single supply. The DAC full-
scale current can be reduced for lower power operation.
5. On-Chip Voltage Reference. The AD9755 includes a 1.20 V
temperature compensated band gap voltage reference.
相關(guān)PDF資料
PDF描述
VE-23X-MY-F4 CONVERTER MOD DC/DC 5.2V 50W
VI-2WN-MW-F3 CONVERTER MOD DC/DC 18.5V 100W
ADG3304BCBZ-REEL IC XLATOR 4CH 1.2/5.5V 12WLCSP
VI-21N-MY-F4 CONVERTER MOD DC/DC 18.5V 50W
VI-2WN-MW-F2 CONVERTER MOD DC/DC 18.5V 100W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9755ASTZRL 功能描述:IC DAC 14BIT 300MSPS 48-LQFP RoHS:是 類(lèi)別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:TxDAC+® 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1,000 系列:- 設(shè)置時(shí)間:1µs 位數(shù):8 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:8 電壓電源:雙 ± 功率耗散(最大):941mW 工作溫度:0°C ~ 70°C 安裝類(lèi)型:表面貼裝 封裝/外殼:24-SOIC(0.295",7.50mm 寬) 供應(yīng)商設(shè)備封裝:24-SOIC W 包裝:帶卷 (TR) 輸出數(shù)目和類(lèi)型:8 電壓,單極 采樣率(每秒):*
AD9755-EB 功能描述:BOARD EVAL FOR AD9755 RoHS:否 類(lèi)別:編程器,開(kāi)發(fā)系統(tǒng) >> 評(píng)估板 - 數(shù)模轉(zhuǎn)換器 (DAC) 系列:TxDAC+® 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- DAC 的數(shù)量:4 位數(shù):12 采樣率(每秒):- 數(shù)據(jù)接口:串行,SPI? 設(shè)置時(shí)間:3µs DAC 型:電流/電壓 工作溫度:-40°C ~ 85°C 已供物品:板 已用 IC / 零件:MAX5581
AD976 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:16-Bit, 100 kSPS/200 kSPS BiCMOS A/D Converters
AD9760 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:10-Bit, 125 MSPS TxDAC D/A Converter