參數(shù)資料
型號: AD9752ARZ
廠商: Analog Devices Inc
文件頁數(shù): 5/23頁
文件大?。?/td> 0K
描述: IC DAC 12BIT 125MSPS 28-SOIC
產(chǎn)品培訓(xùn)模塊: Data Converter Fundamentals
DAC Architectures
標(biāo)準(zhǔn)包裝: 27
系列: TxDAC®
設(shè)置時間: 35ns
位數(shù): 12
數(shù)據(jù)接口: 并聯(lián)
轉(zhuǎn)換器數(shù)目: 1
電壓電源: 模擬和數(shù)字
功率耗散(最大): 220mW
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 28-SOIC(0.295",7.50mm 寬)
供應(yīng)商設(shè)備封裝: 28-SOIC W
包裝: 管件
輸出數(shù)目和類型: 2 電流,單極;2 電流,雙極
采樣率(每秒): 125M
產(chǎn)品目錄頁面: 785 (CN2011-ZH PDF)
REV. 0
AD9752
–13–
SLEEP MODE OPERATION
The AD9752 has a power-down function which turns off the
output current and reduces the supply current to less than
8.5 mA over the specified supply range of 2.7 V to 5.5 V and
temperature range. This mode can be activated by applying a
logic level “1” to the SLEEP pin. This digital input also con-
tains an active pull-down circuit that ensures the AD9752 re-
mains enabled if this input is left disconnected. The AD9752
takes less than 50 ns to power down and approximately 5
s to
power back up.
POWER DISSIPATION
The power dissipation, PD, of the AD9752 is dependent on
several factors which include: (1) AVDD and DVDD, the
power supply voltages; (2) IOUTFS, the full-scale current output;
(3) fCLOCK, the update rate; (4) and the reconstructed digital
input waveform. The power dissipation is directly proportional
to the analog supply current, IAVDD, and the digital supply cur-
rent, IDVDD. IAVDD is directly proportional to IOUTFS as shown in
Figure 25 and is insensitive to fCLOCK.
Conversely, IDVDD is dependent on both the digital input wave-
form, fCLOCK, and digital supply DVDD. Figures 26 and 27
show IDVDD as a function of full-scale sine wave output ratios
(fOUT/fCLOCK) for various update rates with DVDD = 5 V and
DVDD = 3 V, respectively. Note, how IDVDD is reduced by more
than a factor of 2 when DVDD is reduced from 5 V to 3 V.
IOUTFS – mA
35
5
220
4
6
8
10
12
141618
30
25
20
15
10
I AVDD
mA
Figure 25. IAVDD vs. IOUTFS
RATIO (fCLOCK/fOUT)
18
16
0
0.01
1
0.1
I DVDD
mA
8
6
4
2
12
10
14
125MSPS
100MSPS
50MSPS
25MSPS
5MSPS
Figure 26. IDVDD vs. Ratio @ DVDD = 5 V
RATIO (fCLOCK/fOUT)
8
0
0.01
1
0.1
I DVDD
mA
6
4
2
125MSPS
100MSPS
50MSPS
25MSPS
5MSPS
Figure 27. IDVDD vs. Ratio @ DVDD = 3 V
APPLYING THE AD9752
OUTPUT CONFIGURATIONS
The following sections illustrate some typical output configura-
tions for the AD9752. Unless otherwise noted, it is assumed
that IOUTFS is set to a nominal 20 mA. For applications requir-
ing the optimum dynamic performance, a differential output
configuration is suggested. A differential output configuration
may consist of either an RF transformer or a differential op amp
configuration. The transformer configuration provides the opti-
mum high frequency performance and is recommended for any
application allowing for ac coupling. The differential op amp
configuration is suitable for applications requiring dc coupling, a
bipolar output, signal gain and/or level shifting.
A single-ended output is suitable for applications requiring a
unipolar voltage output. A positive unipolar output voltage will
result if IOUTA and/or IOUTB is connected to an appropri-
ately sized load resistor, RLOAD, referred to ACOM. This con-
figuration may be more suitable for a single-supply system
requiring a dc coupled, ground referred output voltage. Alterna-
tively, an amplifier could be configured as an I-V converter thus
converting IOUTA or IOUTB into a negative unipolar voltage.
This configuration provides the best dc linearity since IOUTA
or IOUTB is maintained at a virtual ground. Note, IOUTA
provides slightly better performance than IOUTB.
DIFFERENTIAL COUPLING USING A TRANSFORMER
An RF transformer can be used to perform a differential-to-
single-ended signal conversion as shown in Figure 28. A
differentially coupled transformer output provides the optimum
distortion performance for output signals whose spectral content
lies within the transformer’s passband. An RF transformer such
as the Mini-Circuits T1-1T provides excellent rejection of
common-mode distortion (i.e., even-order harmonics) and noise
over a wide frequency range. It also provides electrical isolation
and the ability to deliver twice the power to the load. Trans-
formers with different impedance ratios may also be used for
impedance matching purposes. Note that the transformer
provides ac coupling only.
相關(guān)PDF資料
PDF描述
AD9742ARUZ IC DAC 12BIT 210MSPS 28-TSSOP
LTC1590CN#PBF IC D/A CONV 12BIT DUAL 16-DIP
AD5726YRSZ-REEL IC DAC 12BIT QUAD SERIAL 16-SSOP
ICS873990AYLFT IC CLK GEN LV LVPECL 52-LQFP
VI-B4F-MY-F4 CONVERTER MOD DC/DC 72V 50W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9752ARZRL 功能描述:IC DAC 12BIT 125MSPS 28SOIC RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:TxDAC® 標(biāo)準(zhǔn)包裝:47 系列:- 設(shè)置時間:2µs 位數(shù):14 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 電壓電源:單電源 功率耗散(最大):55µW 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:28-SSOP(0.209",5.30mm 寬) 供應(yīng)商設(shè)備封裝:28-SSOP 包裝:管件 輸出數(shù)目和類型:1 電流,單極;1 電流,雙極 采樣率(每秒):*
AD9752-EB 制造商:Analog Devices 功能描述:Evaluation Board For AD9752 制造商:Analog Devices 功能描述:DEV TOOLS, EVAL BD FOR AD9752 - Bulk
AD9752-EBZ 功能描述:BOARD EVAL FOR AD9752 RoHS:是 類別:編程器,開發(fā)系統(tǒng) >> 評估板 - 數(shù)模轉(zhuǎn)換器 (DAC) 系列:TxDAC® 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- DAC 的數(shù)量:4 位數(shù):12 采樣率(每秒):- 數(shù)據(jù)接口:串行,SPI? 設(shè)置時間:3µs DAC 型:電流/電壓 工作溫度:-40°C ~ 85°C 已供物品:板 已用 IC / 零件:MAX5581
AD9753 制造商:AD 制造商全稱:Analog Devices 功能描述:Analog Devices: Data Converters: DAC 12-Bit, 10 ns to 100 ns Converters Selection Table
AD9753AST 制造商:Analog Devices 功能描述:DAC 1-CH Segment 12-bit 48-Pin LQFP 制造商:Rochester Electronics LLC 功能描述:12-BIT, 300 MSPS TXDAC+ D/A CONVERTER - Tape and Reel 制造商:Analog Devices 功能描述:IC 12-BIT DAC