- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄17065 > AD9750-EBZ (Analog Devices Inc)BOARD EVAL FOR AD9750 PDF資料下載
參數(shù)資料
| 型號(hào)： | AD9750-EBZ |
| 廠商： | Analog Devices Inc |
| 文件頁(yè)數(shù)： | 6/22頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | BOARD EVAL FOR AD9750 |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 系列： | TxDAC® |
| DAC 的數(shù)量： | 1 |
| 位數(shù)： | 10 |
| 采樣率（每秒）： | 125M |
| 數(shù)據(jù)接口： | 并聯(lián) |
| 設(shè)置時(shí)間： | 35ns |
| DAC 型： | 電流 |
| 工作溫度： | -40°C ~ 85°C |
| 已供物品： | 板 |
| 已用 IC / 零件： | AD9750 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)當(dāng)前第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)
AD9750
–14–
REV. 0
RLOAD
AD9750
MINI-CIRCUITS
T1-1T
OPTIONAL RDIFF
IOUTA
IOUTB
Figure 28. Differential Output Using a Transformer
The center tap on the primary side of the transformer must be
connected to ACOM to provide the necessary dc current path
for both IOUTA and IOUTB. The complementary voltages
appearing at IOUTA and IOUTB (i.e., VOUTA and VOUTB) swing
symmetrically around ACOM and should be maintained with
the specified output compliance range of the AD9750. A differ-
ential resistor, RDIFF, may be inserted in applications in which
the output of the transformer is connected to the load, RLOAD,
via a passive reconstruction filter or cable. RDIFF is determined
by the transformer’s impedance ratio and provides the proper
source termination which results in a low VSWR. Note that
approximately half the signal power will be dissipated across RDIFF.
DIFFERENTIAL USING AN OP AMP
An op amp can also be used to perform a differential to single-
ended conversion as shown in Figure 29. The AD9750 is con-
figured with two equal load resistors, RLOAD, of 25 . The
differential voltage developed across IOUTA and IOUTB is
converted to a single-ended signal via the differential op amp
configuration. An optional capacitor can be installed across
IOUTA and IOUTB forming a real pole in a low-pass filter.
The addition of this capacitor also enhances the op amps distor-
tion performance by preventing the DACs high slewing output
from overloading the op amp’s input.
AD9750
IOUTA
IOUTB
COPT
500
225
500
25
AD8055
Figure 29. DC Differential Coupling Using an Op Amp
The common-mode rejection of this configuration is typically
determined by the resistor matching. In this circuit, the differ-
ential op amp circuit is configured to provide some additional
signal gain. The op amp must operate off of a dual supply since
its output is approximately
±1.0 V. A high speed amplifier such
as the AD8055 or AD8057 capable of preserving the differential
performance of the AD9750 while meeting other system level
objectives (i.e., cost, power) should be selected. The op amps
differential gain, its gain setting resistor values, and full-scale
output swing capabilities should all be considered when opti-
mizing this circuit.
The differential circuit shown in Figure 30 provides the neces-
sary level-shifting required in a single supply system. In this
case, AVDD which is the positive analog supply for both the
AD9750 and the op amp is also used to level-shift the differ-
ential output of the AD9750 to midsupply (i.e., AVDD/2). The
AD8041 is a suitable op amp for this application.
AD9750
IOUTA
IOUTB
COPT
500
225
1k
25
AD8041
1k
AVDD
Figure 30. Single-Supply DC Differential Coupled Circuit
SINGLE-ENDED UNBUFFERED VOLTAGE OUTPUT
Figure 31 shows the AD9750 configured to provide a unipolar
output range of approximately 0 V to +0.5 V for a doubly termi-
nated 50
cable since the nominal full-scale current, I
OUTFS, of
20 mA flows through the equivalent RLOAD of 25 . In this
case, RLOAD represents the equivalent load resistance seen by
IOUTA or IOUTB. The unused output (IOUTA or IOUTB)
can be connected to ACOM directly or via a matching RLOAD.
Different values of IOUTFS and RLOAD can be selected as long as
the positive compliance range is adhered to. One additional
consideration in this mode is the integral nonlinearity (INL) as
discussed in the ANALOG OUTPUT section of this data sheet.
For optimum INL performance, the single-ended, buffered
voltage output configuration is suggested.
AD9750
IOUTA
IOUTB
50
25
50
VOUTA = 0 TO +0.5V
IOUTFS = 20mA
Figure 31. 0 V to +0.5 V Unbuffered Voltage Output
SINGLE-ENDED, BUFFERED VOLTAGE OUTPUT
CONFIGURATION
Figure 32 shows a buffered single-ended output configuration in
which the op amp U1 performs an I-V conversion on the AD9750
output current. U1 maintains IOUTA (or IOUTB) at a virtual
ground, thus minimizing the nonlinear output impedance effect
on the DAC’s INL performance as discussed in the ANALOG
OUTPUT section. Although this single-ended configuration
typically provides the best dc linearity performance, its ac distor-
tion performance at higher DAC update rates may be limited by
U1’s slewing capabilities. U1 provides a negative unipolar out-
put voltage and its full-scale output voltage is simply the
product of RFB and IOUTFS. The full-scale output should be set
within U1’s voltage output swing capabilities by scaling IOUTFS
and/or RFB. An improvement in ac distortion performance may
result with a reduced IOUTFS since the signal current U1 will be
required to sink will be subsequently reduced.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LGU2W820MELA | CAP ALUM 82UF 450V 20% SNAP |
| AD9752-EBZ | BOARD EVAL FOR AD9752 |
| AD9754-EBZ | BOARD EVAL FOR AD9754 |
| 380LX680M400J202 | CAP ALUM 68UF 400V 20% SNAP |
| SDR0302-2R2ML | INDUCTOR POWER 2.2UH 1.65A 0302 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9751 | 制造商:AD 制造商全稱:Analog Devices 功能描述:10-Bit, 300 MSPS High-Speed TxDAC+ D/A Converter |
| AD9751AST | 制造商:Analog Devices 功能描述:DAC 1-CH Segment 10-bit 48-Pin LQFP 制造商:Rochester Electronics LLC 功能描述:10-BIT, 300 MSPS TXDAC+ D/A CONVERTER - Bulk 制造商:Analog Devices 功能描述:IC 10-BIT DAC |
| AD9751ASTRL | 制造商:Analog Devices 功能描述:DAC 1-CH Segment 10-bit 48-Pin LQFP T/R 制造商:Rochester Electronics LLC 功能描述:10-BIT, 300 MSPS TXDAC+ D/A CONVERTER - Tape and Reel |
| AD9751ASTZ | 功能描述:IC DAC 10BIT 300MSPS 48-LQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:TxDAC+® 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:50 系列:- 設(shè)置時(shí)間:4µs 位數(shù):12 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:2 電壓電源:單電源 功率耗散（最大）:- 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:8-TSSOP，8-MSOP（0.118"，3.00mm 寬） 供應(yīng)商設(shè)備封裝:8-uMAX 包裝:管件 輸出數(shù)目和類型:2 電壓，單極 采樣率（每秒）:* 產(chǎn)品目錄頁(yè)面:1398 (CN2011-ZH PDF) |
| AD9751ASTZKL1 | 制造商:Rochester Electronics LLC 功能描述: 制造商:Analog Devices 功能描述: |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。