- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1988 > AD9744ACPZ (Analog Devices Inc)IC DAC 14BIT 210MSPS 32-LFCSP PDF資料下載
參數(shù)資料
| 型號(hào)： | AD9744ACPZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 10/32頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC DAC 14BIT 210MSPS 32-LFCSP |
| 產(chǎn)品培訓(xùn)模塊： | Data Converter Fundamentals DAC Architectures |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 系列： | TxDAC® |
| 設(shè)置時(shí)間： | 11ns |
| 位數(shù)： | 14 |
| 數(shù)據(jù)接口： | 并聯(lián) |
| 轉(zhuǎn)換器數(shù)目： | 1 |
| 電壓電源： | 模擬和數(shù)字 |
| 功率耗散（最大）： | 145mW |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 32-VFQFN 裸露焊盤，CSP |
| 供應(yīng)商設(shè)備封裝： | 32-LFCSP-VQ（5x5） |
| 包裝： | 托盤 |
| 輸出數(shù)目和類型： | 2 電流，單極；2 電流，雙極 |
| 采樣率（每秒）： | 210M |
| 產(chǎn)品目錄頁面： | 785 (CN2011-ZH PDF) |
| 配用： | AD9744ACP-PCBZ-ND - BOARD EVAL FOR AD9744ACP |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁當(dāng)前第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁
AD9744
Data Sheet
Rev. C | Page 18 of 32
The differential circuit shown in Figure 36 provides the necessary
level shifting required in a single-supply system. In this case,
AVDD, which is the positive analog supply for both the AD9744
and the op amp, is also used to level-shift the differential output
of the AD9744 to midsupply (that is, AVDD/2). The AD8041 is
a suitable op amp for this application.
Figure 36. Single-Supply DC Differential Coupled Circuit
SINGLE-ENDED UNBUFFERED VOLTAGE OUTPUT
Figure 37 shows the AD9744 configured to provide a unipolar
output range of approximately 0 V to 0.5 V for a doubly terminated
50 cable since the nominal full-scale current, IOUTFS, of 20 mA
flows through the equivalent RLOAD of 25 . In this case, RLOAD
represents the equivalent load resistance seen by IOUTA or
IOUTB. The unused output (IOUTA or IOUTB) can be connected
to ACOM directly or via a matching RLOAD. Different values of
IOUTFS and RLOAD can be selected as long as the positive compliance
range is adhered to. One additional consideration in this mode
is the integral nonlinearity (INL), discussed in the Analog
Outputs section. For optimum INL performance, the single-
ended, buffered voltage output configuration is suggested.
Figure 37. 0 V to 0.5 V Unbuffered Voltage Output
SINGLE-ENDED, BUFFERED VOLTAGE OUTPUT
CONFIGURATION
Figure 38 shows a buffered single-ended output configuration
in which the op amp U1 performs an I-V conversion on the
AD9744 output current. U1 maintains IOUTA (or IOUTB) at a
virtual ground, minimizing the nonlinear output impedance
effect on the DAC’s INL performance as described in the Analog
Outputs section. Although this single-ended configuration
typically provides the best dc linearity performance, its ac
distortion performance at higher DAC update rates may be
limited by U1’s slew rate capabilities. U1 provides a negative
unipolar output voltage, and its full-scale output voltage is
simply the product of RFB and IOUTFS. The full-scale output
should be set within U1’s voltage output swing capabilities by
scaling IOUTFS and/or RFB. An improvement in ac distortion
performance may result with a reduced IOUTFS since the signal
current U1 will be required to sink less signal current.
Figure 38. Unipolar Buffered Voltage Output
POWER AND GROUNDING CONSIDERATIONS,
POWER SUPPLY REJECTION
Many applications seek high speed and high performance under
less than ideal operating conditions. In these application circuits,
the implementation and construction of the printed circuit
board is as important as the circuit design. Proper RF techniques
must be used for device selection, placement, and routing as
well as power supply bypassing and grounding to ensure
optimum performance. Figure 43 to Figure 46 illustrate the
recommended printed circuit board ground, power, and signal
plane layouts implemented on the AD9744 evaluation board.
One factor that can measurably affect system performance is
the ability of the DAC output to reject dc variations or ac noise
superimposed on the analog or digital dc power distribution.
This is referred to as the power supply rejection ratio (PSRR).
For dc variations of the power supply, the resulting performance
of the DAC directly corresponds to a gain error associated with
the DAC’s full-scale current, IOUTFS. AC noise on the dc supplies
is common in applications where the power distribution is
generated by a switching power supply. Typically, switching
power supply noise will occur over the spectrum from tens of
kHz to several MHz. The PSRR vs. frequency of the AD9744
AVDD supply over this frequency range is shown in Figure 39.
Figure 39. Power Supply Rejection Ratio (PSRR) vs. Frequency
Note that the ratio in Figure 39 is calculated as amps out/volts
in. Noise on the analog power supply has the effect of modulating
the internal switches, and therefore the output current. The
voltage noise on AVDD, therefore, will be added in a nonlinear
manner to the desired IOUT. Due to the relative different size of
AD9744
IOUTA
IOUTB
COPT
500
225
225
1k
25
25
AD8041
1k
AVDD
22
21
02913-033
AD9744
IOUTA
IOUTB
50
25
VOUTA = 0V TO 0.5V
IOUTFS = 20mA
50
22
21
02913-034
AD9744
IOUTA
IOUTB
COPT
200
U1
VOUT = IOUTFS × RFB
IOUTFS = 10mA
RFB
200
22
21
02913-035
FREQUENCY (MHz)
85
40
12
6
8
10
0
PSRR
(dB)
80
75
70
65
60
55
50
2
4
45
02913-036
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD9746BCPZ | IC DAC DUAL 14B 250MSPS 72LFCSP |
| AD9748ACPZRL7 | IC DAC 8BIT 210MSPS 32LFCSP |
| AD9750ARUZRL7 | IC DAC 10BIT 125MSPS 28TSSOP |
| AD9751ASTZRL | IC DAC 10BIT 300MSPS 48LQFP |
| AD9752AR | IC DAC 12BIT 125MSPS 28-SOIC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9744ACPZ1 | 制造商:AD 制造商全稱:Analog Devices 功能描述:14-Bit, 210 MSPS TxDAC㈢ D/A Converter |
| AD9744ACPZRL7 | 功能描述:IC DAC 14BIT 210MSPS 32-LFCSP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:TxDAC® 標(biāo)準(zhǔn)包裝:47 系列:- 設(shè)置時(shí)間:2µs 位數(shù):14 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 電壓電源:單電源 功率耗散（最大）:55µW 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:28-SSOP（0.209"，5.30mm 寬） 供應(yīng)商設(shè)備封裝:28-SSOP 包裝:管件 輸出數(shù)目和類型:1 電流，單極；1 電流，雙極 采樣率（每秒）:* |
| AD9744ACPZRL71 | 制造商:AD 制造商全稱:Analog Devices 功能描述:14-Bit, 210 MSPS TxDAC㈢ D/A Converter |
| AD9744AR | 功能描述:IC DAC 14BIT 210MSPS 28-SOIC RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:TxDAC® 產(chǎn)品培訓(xùn)模塊:Data Converter Fundamentals DAC Architectures 標(biāo)準(zhǔn)包裝:750 系列:- 設(shè)置時(shí)間:7µs 位數(shù):16 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 電壓電源:雙 ± 功率耗散（最大）:100mW 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-LCC（J 形引線） 供應(yīng)商設(shè)備封裝:28-PLCC（11.51x11.51） 包裝:帶卷 (TR) 輸出數(shù)目和類型:1 電壓，單極；1 電壓，雙極 采樣率（每秒）:143k |
| AD9744ARRL | 制造商:Analog Devices 功能描述:DAC 1-CH 14-bit 28-Pin SOIC W T/R |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。