- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄17059 > AD9743-DPG2-EBZ (Analog Devices Inc)IC DAC DUAL 10BIT 72LFCSP PDF資料下載
參數(shù)資料
| 型號： | AD9743-DPG2-EBZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 17/28頁 |
| 文件大小： | 0K |
| 描述： | IC DAC DUAL 10BIT 72LFCSP |
| 設(shè)計資源： | AD9747/6/5/3/1 DPG2 Eval Brd Schematic |
| 標(biāo)準(zhǔn)包裝： | 1 |
| DAC 的數(shù)量： | 2 |
| 位數(shù)： | 10 |
| 采樣率（每秒）： | 250M |
| 數(shù)據(jù)接口： | 并聯(lián) |
| DAC 型： | 電流 |
| 工作溫度： | -40°C ~ 85°C |
| 已供物品： | 板 |
| 已用 IC / 零件： | AD9743 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁當(dāng)前第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁
AD9741/AD9743/AD9745/AD9746/AD9747
Data Sheet
Rev. A | Page 24 of 28
DAC TRANSFER FUNCTION
IOUTP provides a near full-scale current output (IFS) when all bits
are high. For example,
DAC CODE = 2N 1
where:
The current output appearing at IOUTP and IOUTN is a function of
both the input code and IFS and can be expressed as
IOUTP = (DAC DATA/2N) × IFS
(1)
IOUTN = ((2N 1) DAC DATA)/2N × IFS
(2)
where DAC DATA = 0 to 2N 1 (decimal representation).
The two current outputs typically drive a resistive load directly
or via a transformer. If dc coupling is required, IOUTP and IOUTN
should be connected to matching resistive loads (RLOAD) that are
tied to analog common (AVSS). The single-ended voltage
output appearing at the IOUTP and IOUTN pins is
VOUTP = IOUTP × RLOAD
(3)
VOUTN = IOUTN × RLOAD
(4)
Note that to achieve the maximum output compliance of 1 V at
the nominal 20 mA output current, RLOAD must be set to 50 Ω.
Also note that the full-scale value of VOUTP and VOUTN should
not exceed the specified output compliance range to maintain
specified distortion and linearity performance.
There are two distinct advantages to operating the AD9741/
ential operation helps cancel common-mode error sources
associated with IOUTP and IOUTN, such as noise, distortion, and
dc offsets. Second, the differential code dependent current
and subsequent output voltage (VDIFF) is twice the value of the
single-ended voltage output (VOUTP or VOUTN), providing 2×
signal power to the load.
VDIFF = (IOUTP – IOUTN) × RLOAD
(5)
ANALOG MODES OF OPERATION
proprietary quad-switch architecture that lowers the distortion
of the DAC output by eliminating a code dependent glitch that
occurs with conventional dual-switch architectures. But whereas
this architecture eliminates the code dependent glitches, it creates
a constant glitch at a rate of 2 × fDAC. For communications
systems and other applications requiring good frequency
domain performance, this is seldom problematic.
The quad-switch architecture also supports two additional
modes of operation; mix mode and return-to-zero (RZ) mode.
The waveforms of these two modes are shown in Figure 35. In
mix mode, the output is inverted every other half clock cycle.
This effectively chops the DAC output at the sample rate. This
chopping has the effect of frequency shifting the sinc roll-off
from dc to fDAC. Additionally, there is a second subtle effect on
the output spectrum. The shifted spectrum is shaped by a second
sinc function with a first null at 2 × fDAC. The reason for this
shaping is that the data is not continuously varying at twice the
clock rate, but is simply repeated.
In RZ mode, the output is set to midscale on every other half
clock cycle. The output is similar to the DAC output in normal
mode except that the output pulses are half the width and half
the area. Because the output pulses have half the width, the
sinc function is scaled in frequency by 2 and has a first null at
2 × fDAC. Because the area of the pulses is half that of the pulses
in normal mode, the output power is half the normal mode
output power.
D9
D8
D7
D6
D5
D4
D3
D2
D1
D10
INPUT DATA
DAC CLK
4-SWITCH
DAC OUTPUT
(
fS MIX MODE)
4-SWITCH
DAC OUTPUT
(RETURN TO
ZERO MODE)
06569-
026
t
Figure 35. Mix Mode and RZ Mode DAC Waveforms
The functions that shape the output spectrums for normal mode,
mix mode, and RZ mode, are shown in Figure 36. Switching
between the modes reshapes the sinc roll off inherent at the
DAC output. This ability to change modes in the AD9741/
direct IF applications. The user can place a carrier anywhere in
the first three Nyquist zones depending on the operating mode
selected. The performance and maximum amplitude in all three
zones are impacted by this sinc roll off depending on where the
carrier is placed, as shown in Figure 36.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD9116-DPG2-EBZ | IC DAC DUAL 12BIT LO PWR 40LFCSP |
| VE-B4X-EY | CONVERTER MOD DC/DC 5.2V 50W |
| AD9117-DPG2-EBZ | IC DAC DUAL 14BIT LO PWR 40LFCSP |
| AD9114-DPG2-EBZ | IC DAC DUAL 8BIT LO PWR 40LFCSP |
| AD9115-DPG2-EBZ | IC DAC DUAL 10BIT LO PWR 40LFCSP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9743-EBZ | 制造商:Analog Devices 功能描述:Evaluation Board For Dual 8-/10-/12-/14-/16-Bit 250 MSPS Digital-To-Analog Converters 制造商:Analog Devices 功能描述:DUAL 10BIT, 200 MSPS D-A CONVERTER - Bulk |
| AD9744 | 制造商:AD 制造商全稱:Analog Devices 功能描述:14-Bit, 210 MSPS TxDAC㈢ D/A Converter |
| AD9744ACP | 制造商:Analog Devices 功能描述:DAC 1-CH 14-bit 32-Pin LFCSP EP 制造商:Rochester Electronics LLC 功能描述:14-BIT 165 MSPS TXDAC D/A CONVERTER - Bulk 制造商:Analog Devices 功能描述:IC 14-BIT DAC |
| AD9744ACP-PCB | 制造商:Analog Devices 功能描述:Evaluation Board For AD9744 ,14-Bit, 165MSPS TxDAC D/A Converter 制造商:Analog Devices 功能描述:EVAL BD FOR AD9744 ,14BIT, 165MSPS TXDAC D/A CNVRTR - Bulk |
| AD9744ACP-PCBZ | 功能描述:BOARD EVAL FOR AD9744ACP RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估板 - 數(shù)模轉(zhuǎn)換器 (DAC) 系列:TxDAC® 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- DAC 的數(shù)量:4 位數(shù):12 采樣率（每秒）:- 數(shù)據(jù)接口:串行，SPI? 設(shè)置時間:3µs DAC 型:電流/電壓 工作溫度:-40°C ~ 85°C 已供物品:板 已用 IC / 零件:MAX5581 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。