參數(shù)資料
型號: AD9609BCPZRL7-65
廠商: Analog Devices Inc
文件頁數(shù): 2/32頁
文件大?。?/td> 0K
描述: IC ADC 10BIT SPI/SRL 65M 32LFCSP
標準包裝: 1,500
位數(shù): 10
采樣率(每秒): 65M
數(shù)據(jù)接口: 串行,SPI?
轉換器數(shù)目: 1
功率耗散(最大): 78mW
電壓電源: 模擬和數(shù)字
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 32-VFQFN 裸露焊盤,CSP
供應商設備封裝: 32-LFCSP-VQ
包裝: 帶卷 (TR)
輸入數(shù)目和類型: 2 個單端,單極;1 個差分,單極
AD9609
Rev. 0 | Page 10 of 32
PIN CONFIGURATION AND FUNCTION DESCRIPTIONS
PIN 1
INDICATOR
1
CLK+
2
CLK–
3
AVDD
4
CSB
5
SCLK/DFS
6
SDIO/PDWN
7
NC
8
NC
24 AVDD
23 MODE/OR
22 DCO
21 D9 (MSB)
20 D8
19 D7
18 D6
17 D5
9
N
C
1
0
N
C
1
(L
S
B
)
D
0
1
2
D
1
3
D
R
V
D
1
4
D
2
1
5
D
3
1
6
D
4
3
2
A
V
D
3
1
V
IN
+
3
0
V
IN
2
9
A
V
D
2
8
R
B
IA
S
2
7
V
C
M
2
6
S
E
N
S
E
2
5
V
R
E
F
TOP VIEW
(Not to Scale)
AD9609
08
54
1-
0
03
NOTES
1. NC = NO CONNECT.
2. THE EXPOSED PADDLE MUST BE SOLDERED TO
THE PCB GROUND TO ENSURE PROPER HEAT DISSIPATION,
NOISE, AND MECHANICAL STRENGTH BENEFITS.
Figure 3. Pin Configuration
Table 8. Pin Function Descriptions
Pin No.
Mnemonic
Description
0 (Exposed Pad)
AGND
The exposed paddle is the only ground connection. It must be soldered to the analog ground of the
PCB to ensure proper functionality and heat dissipation, noise, and mechanical strength benefits.
1, 2
CLK+, CLK
Differential Encode Clock for PECL, LVDS, or 1.8 V CMOS Inputs.
3, 24, 29, 32
AVDD
1.8 V Supply Pin for ADC Core Domain.
4
CSB
SPI Chip Select. Active low enable, 30 kΩ internal pull-up.
5
SCLK/DFS
SPI Clock Input in SPI Mode (SCLK). 30 kΩ internal pull-down.
Data Format Select in Non-SPI Mode (DFS). Static control of data output format. 30 kΩ internal pull-down.
DFS high = twos complement output; DFS low = offset binary output.
6
SDIO/PDWN
SPI Data Input/Output (SDIO). Bidirectional SPI data I/O with 30 kΩ internal pull-down.
Non-SPI Mode Power-Down (PDWN). Static control of chip power-down with 30 kΩ internal pull-
down. See Table 15 for details.
7 to 10
NC
Do not connect.
11 to 12, 14 to 21
D0 (LSB) to
D9 (MSB)
ADC Digital Outputs.
13
DRVDD
1.8 V to 3.3 V Supply Pin for Output Driver Domain.
22
DCO
Data Clock Digital Output.
23
MODE/OR
Chip Mode Select Input (MODE)/Out-of-Range Digital Output in SPI Mode (OR).
Default = out-of-range (OR) digital output (SPI Register 0x2A, Bit 0 = 1).
Option = chip mode select input (SPI Register 0x2A, Bit 0 = 0).
Chip power-down (SPI Register 0x08, Bits[7:5] = 100b).
Chip stand-by (SPI Register 0x08, Bits[7:5] = 101b).
Normal operation, output disabled (SPI Register 0x08, Bits[7:5] = 110b).
Normal operation, output enabled (SPI Register 0x08, Bits[7:5] = 111b).
Out-of-range (OR) digital output only in non-SPI mode.
25
VREF
1.0 V Voltage Reference Input/Output. See Table 10.
26
SENSE
Reference Mode Selection. See Table 10.
27
VCM
Analog Output Voltage at Mid AVDD Supply. Sets common mode of the analog inputs.
28
RBIAS
Set Analog Current Bias. Connect to 10 kΩ (1% tolerance) resistor to ground.
30, 31
VIN, VIN+
ADC Analog Inputs.
相關PDF資料
PDF描述
VE-BN1-IW-B1 CONVERTER MOD DC/DC 12V 100W
AD7940BRMZ-REEL7 IC ADC 14BIT 100KSPS 8MSOP
VE-BN0-IX-B1 CONVERTER MOD DC/DC 5V 75W
LM4872IBPX IC AMP AUDIO PWR 1W MONO 8USMD
17984-7PG-3ES CONN RCPT 7POS PNL MNT PIN
相關代理商/技術參數(shù)
參數(shù)描述
AD9609BCPZRL7-80 功能描述:IC ADC 10BIT SRL/SPI 80M 32LFCSP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉換器 系列:- 標準包裝:1,000 系列:- 位數(shù):16 采樣率(每秒):45k 數(shù)據(jù)接口:串行 轉換器數(shù)目:2 功率耗散(最大):315mW 電壓電源:模擬和數(shù)字 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SOIC(0.295",7.50mm 寬) 供應商設備封裝:28-SOIC W 包裝:帶卷 (TR) 輸入數(shù)目和類型:2 個單端,單極
AD9609XCPZ-40 功能描述:IC ADC 10BIT SPI/SRL 40M 制造商:analog devices inc. 系列:* 零件狀態(tài):上次購買時間 標準包裝:1
AD9609XCPZ-80 功能描述:IC ADC 10BIT SRL/SPI 80M 制造商:analog devices inc. 系列:* 零件狀態(tài):上次購買時間 標準包裝:1
AD9610 制造商:AD 制造商全稱:Analog Devices 功能描述:Wide Bandwidth, Fast Settling Operational Amplifier
AD9610/PCB 制造商:Analog Devices 功能描述: