- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄9674 > AD9573ARUZ (Analog Devices Inc)IC PCI CLCOK GEN 25MHZ 16TSSOP PDF資料下載
參數(shù)資料
| 型號(hào)： | AD9573ARUZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 12/12頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC PCI CLCOK GEN 25MHZ 16TSSOP |
| 標(biāo)準(zhǔn)包裝： | 96 |
| 系列： | PCI Express® (PCIe) |
| 類型： | 時(shí)鐘/頻率發(fā)生器，扇出緩沖器（分配） |
| PLL： | 是 |
| 主要目的： | PCI Express（PCIe） |
| 輸入： | 晶體 |
| 輸出： | LVCMOS，LVDS |
| 電路數(shù)： | 1 |
| 比率 - 輸入:輸出： | 1:2 |
| 差分 - 輸入:輸出： | 無/是 |
| 頻率 - 最大： | 100MHz |
| 電源電壓： | 3 V ~ 3.6 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 16-TSSOP（0.173"，4.40mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 16-TSSOP |
| 包裝： | 托盤 |
| 產(chǎn)品目錄頁面： | 776 (CN2011-ZH PDF) |
AD9573
Rev. 0 | Page 9 of 12
THEORY OF OPERATION
XTAL
OSC
PHASE
FREQUENCY
DETECTOR
CHARGE
PUMP
DIVIDE
BY 4
DIVIDE
BY 3
CMOS
33.33MHz
33M
VDDA GNDA
VDD,
VDD33
GND,
GND33
OE
DIVIDE
BY 25
2.5GHz
VCO
LDO
100M
LVDS
100MHz
VLDO
AD9573
07
50
0-
0
1
Figure 8. Detailed Block Diagram
Figure 8 shows a block diagram of the AD9573. The chip
features a PLL core, which is configured to generate the specific
clock frequencies required for PCI-express, without any user
programming. This PLL is based on proven Analog Devices
synthesizer technology, noted for its exceptional phase noise
performance. The AD9573 is highly integrated and includes the
loop filter, a regulator for supply noise immunity, all the
necessary dividers, output buffers, and a crystal oscillator. A
user need only supply a 25 MHz external crystal to implement
an entire PCIe clocking solution, which does not require any
processor intervention.
OUTPUTS
Table 11 provides a summary of the outputs available.
Table 11. Output Formats
Frequency
Format
Copies
100 MHz
LVDS
1
33.33 MHz
LVCMOS
1
The simplified equivalent circuit of the LVDS output is shown
in Figure 9. The 100 MHz output is described as LVDS because
it uses an LVDS driver topology. However, the levels are HCSL
compatible, and therefore do not meet the LVDS standard. The
output current has been increased to provide a larger output
swing than standard LVDS.
6.5mA
OUT
OUTB
07
50
0-
01
2
Figure 9. LVDS Output Simplified Equivalent Circuit
Both outputs can be placed in a high impedance state by
connecting the OE pin according to
. This pin has
a 50 kΩ pull-down resistor.
Table 12. Output Enable Pin Function
OE State
Output State
0
Enabled
1
High impedance
Phase Frequency Detector (PFD) and Charge Pump
The PFD takes inputs from the reference clock and feedback
divider to produce an output proportional to the phase and
frequency difference between them. Figure 10 shows a
simplified schematic.
0
75
00
-01
3
D1 Q1
CLR1
REFCLK
HIGH
UP
D2 Q2
CLR2
HIGH
DOWN
CP
CHARGE
PUMP
3.3V
GND
FEEDBACK
DIVIDER
Figure 10. PFD Simplified Schematic and Timing (in Lock)
POWER SUPPLY
The AD9573 requires a 3.3 V ± 10% power supply for VDD.
The tables in the Specifications section give the performance
expected from the AD9573 with the power supply voltage
within this range. The absolute maximum range of (0.3 V)
(+3.6 V), with respect to GND, must never be exceeded on
the VDD or VDDA pins.
Good engineering practice should be followed in the layout of
power supply traces and the ground plane of the PCB. The
power supply should be bypassed on the PCB with adequate
capacitance (>10 μF). The AD9573 should be decoupled with
adequate capacitors (0.1 μF) at all power pins as close as
possible to these power pins. The layout of the AD9573
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MS3452W24-22PW | CONN RCPT 4POS BOX MNT W/PINS |
| MS3452W24-22P | CONN RCPT 4POS BOX MNT W/PINS |
| MAX3873AETP+ | IC RECOV/RETIME 2.5GBPS 20TQFN |
| MS3452L24-22P | CONN RCPT 4POS BOX MNT W/PINS |
| MS3101E32-15P | CONN RCPT 8POS FREE HNG W/PINS |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9573ARUZ-RL7 | 功能描述:IC PCI CLCOK GEN 25MHZ 16TSSOP RoHS:是 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 專用 系列:PCI Express® (PCIe) 標(biāo)準(zhǔn)包裝:28 系列:- 類型:時(shí)鐘/頻率發(fā)生器 PLL:是 主要目的:Intel CPU 服務(wù)器 輸入:時(shí)鐘 輸出:LVCMOS 電路數(shù):1 比率 - 輸入:輸出:3:22 差分 - 輸入:輸出:無/是 頻率 - 最大:400MHz 電源電壓:3.135 V ~ 3.465 V 工作溫度:0°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:64-TFSOP （0.240"，6.10mm 寬） 供應(yīng)商設(shè)備封裝:64-TSSOP 包裝:管件 |
| AD9573-EVALZ | 制造商:AD 制造商全稱:Analog Devices 功能描述:PCI-Express Clock Generator IC, PLL Core, Dividers, Two Outputs |
| AD9574BCPZ | 功能描述:IC PLL CLOCK GEN 25MHZ 制造商:analog devices inc. 系列:- 包裝:托盤 零件狀態(tài):有效 類型:* PLL:帶旁路 輸入:時(shí)鐘 輸出:CMOS，HCSL，HSTL，LVDS 電路數(shù):1 比率 - 輸入:輸出:2：7 差分 - 輸入:輸出:是/是 頻率 - 最大值:312.5MHz 分頻器/倍頻器:是/是 電壓 - 電源:2.97 V ~ 3.63 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-WFQFN 裸露焊盤，CSP 供應(yīng)商器件封裝:48-LFCSP-WQ（7x7） 標(biāo)準(zhǔn)包裝:1 |
| AD9574BCPZ-REEL7 | 功能描述:IC PLL CLOCK GEN 25MHZ 制造商:analog devices inc. 系列:- 包裝:帶卷（TR） 零件狀態(tài):有效 類型:* PLL:帶旁路 輸入:時(shí)鐘 輸出:CMOS，HCSL，HSTL，LVDS 電路數(shù):1 比率 - 輸入:輸出:2：7 差分 - 輸入:輸出:是/是 頻率 - 最大值:312.5MHz 分頻器/倍頻器:是/是 電壓 - 電源:2.97 V ~ 3.63 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-WFQFN 裸露焊盤，CSP 供應(yīng)商器件封裝:48-LFCSP-WQ（7x7） 標(biāo)準(zhǔn)包裝:750 |
| AD9575 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Network Clock Generator, Two Outputs |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。