AD9571
Rev. 0 | Page 5 of 20
LVPECL CLOCK OUTPUT JITTER
Typical (typ) is given for VS = 3.3 V, TA = 25°C, unless otherwise noted.
Table 3.
Jitter Integration
Bandwidth (Typ)
100 MHz
33.33 MHz = Off/On
156.25 MHz
Unit
Test Conditions/Comments
12 kHz to 20 MHz
0.54
0.42/2.0
0.45
ps rms
LVPECL output frequency combinations are
1 × 156.25 MHz, 1 × 100 MHz, 1 × 125 MHz,
1 × 33.33 MHz
1.875 MHz to 20 MHz
0.22
ps rms
LVPECL output frequency combinations are
1 × 156.25 MHz, 1 × 100 MHz, 1 × 125 MHz,
1 × 33.33 MHz
200 kHz to 10 MHz
0.31
0.25/1.9
ps rms
LVPECL output frequency combinations are
1 × 156.25 MHz, 1 × 100 MHz, 1 × 125 MHz,
1 × 33.33 MHz
1 The typical 125 MHz rms jitter data collected from the differential pair of Pin 21 and Pin 22, unless otherwise noted.
CMOS CLOCK OUTPUT JITTER
Typical (typ) is given for VS = 3.3 V, TA = 25°C, unless otherwise noted.
Table 4.
Jitter Integration Bandwidth
25 MHz
33.33 MHz
Unit
Test Conditions/Comments
12 kHz to 5 MHz
0.82
0.53
ps rms
N/A
200 kHz to 5 MHz
0.80
0.43
ps rms
N/A
REFERENCE INPUT
Typical (typ) is given for VS = 3.3 V ± 10%, TA = 25°C, unless otherwise noted. Minimum (min) and maximum (max) values are given
over full VS and TA (40°C to +85°C) variation.
Table 5.
Parameter
Min
Typ
Max
Unit
Test Conditions/Comments
CLOCK INPUT (REFCLK)
Input Frequency
25
MHz
Input High Voltage
2.0
V
Input Low Voltage
0.8
V
Input Current
1.0
+1.0
A
Input Capacitance
2
pF