參數(shù)資料
型號(hào): AD9522-4BCPZ
廠商: ANALOG DEVICES INC
元件分類: 時(shí)鐘產(chǎn)生/分配
英文描述: OTHER CLOCK GENERATOR, QCC64
封裝: 9 X 9 MM, ROHS COMPLIANT, MO-220VMMD-4, LFCSP-64
文件頁(yè)數(shù): 60/84頁(yè)
文件大?。?/td> 1606K
代理商: AD9522-4BCPZ
AD9522-4
Rev. 0 | Page 63 of 84
Addr
(Hex)
Parameter
Bit 7 (MSB)
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0 (LSB)
Default
Value
(Hex)
193
Divider 1 (PECL)
Divider 1 low cycles
Divider 1 high cycles
33
194
Divider 1
bypass
Divider 1
ignore
SYNC
Divider 1
force
high
Divider 1
start high
Divider 1
phase offset
00
195
Unused
Channel 1
power-
down
Reserved
Disable
Divider 1
DCC
00
196
Divider 2 (PECL)
Divider 2 low cycles
Divider 2 high cycles
11
197
Divider 2
bypass
Divider 2
ignore
SYNC
Divider 2
force
high
Divider 2
start high
Divider 2
phase offset
00
198
Unused
Channel 2
power-
down
Reserved
Disable
Divider 2
DCC
00
199
Divider 3 (PECL)
Divider 3 low cycles
Divider 3 high cycles
00
19A
Divider 3
bypass
Divider 3
ignore
SYNC
Divider 3
force
high
Divider 3
start high
Divider 3
phase offset
00
19B
Unused
Channel 3
power-
down
Reserved
Disable
Divider 3
DCC
00
19C
to
1DF
Unused
00
VCO Divider and CLK Input
1E0
VCO divider
Unused
VCO divider
00
1E1
Input CLKs
Unused
Power -
down
clock
input
section
Power-
down VCO
clock
interface
Power-
down
VCO
and CLK
Select
VCO or CLK
Bypass VCO
divider
00
1E2
to
22A
Unused
00
System
230
Power-down
and SYNC
Unused
Disable
power-on
SYNC
Power-
down
SYNC
Power-
down
distribution
reference
Soft
SYNC
00
231
Unused
00
Update All Registers
232
IO_UPDATE
Unused
IO_UPDATE
(self-clearing)
00
233
to
9FF
Unused
00
EEPROM Buffer Segment
A00
EEPROM
Buffer Segment
Register 1
0
EEPROM Buffer Segment Register 1 (default: number of bytes for Group 1)
00
A01
EEPROM
Buffer Segment
Register 2
EEPROM Buffer Segment Register 2 (default: Bits[15:8] of starting register address for Group 1)
00
A02
EEPROM
Buffer Segment
Register 3
EEPROM Buffer Segment Register 3 (default: Bits[7:0] of starting register address for Group 1)
00
A03
EEPROM
Buffer Segment
Register 4
0
EEPROM Buffer Segment Register 4 (default: number of bytes for Group 2)
02
A04
EEPROM
Buffer Segment
Register 5
EEPROM Buffer Segment Register 5 (default: Bits[15:8] of starting register address for Group 2)
00
相關(guān)PDF資料
PDF描述
AD9575ARUZLVD Network Clock Generator, Two Outputs, TSSOP 4.4 MM, No of Pins: 16
AD9575ARUZPEC Network Clock Generator, Two Outputs, TSSOP 4.4 MM, No of Pins: 16
ADC-10-4-75R+ 5 MHz - 1000 MHz RF/MICROWAVE DIRECTIONAL COUPLER, 1.8 dB INSERTION LOSS-MAX
ADC1113D125HN Dual 11 bits ADC; 125 Msps; serial JESD204A
ADC1113D125W1
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9522-4BCPZ-REEL7 功能描述:IC CLOCK GEN 1.6GHZ VCO 64LFCSP RoHS:是 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘發(fā)生器,PLL,頻率合成器 系列:- 標(biāo)準(zhǔn)包裝:2,000 系列:- 類型:PLL 時(shí)鐘發(fā)生器 PLL:帶旁路 輸入:LVCMOS,LVPECL 輸出:LVCMOS 電路數(shù):1 比率 - 輸入:輸出:2:11 差分 - 輸入:輸出:是/無(wú) 頻率 - 最大:240MHz 除法器/乘法器:是/無(wú) 電源電壓:3.135 V ~ 3.465 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:32-LQFP 供應(yīng)商設(shè)備封裝:32-TQFP(7x7) 包裝:帶卷 (TR)
AD9522-5 制造商:AD 制造商全稱:Analog Devices 功能描述:12 LVDS/24 CMOS Output Clock Generator
AD9522-5/PCBZ 功能描述:BOARD EVALUATION FOR AD9522-5 RoHS:是 類別:編程器,開發(fā)系統(tǒng) >> 評(píng)估演示板和套件 系列:- 標(biāo)準(zhǔn)包裝:1 系列:PSoC® 主要目的:電源管理,熱管理 嵌入式:- 已用 IC / 零件:- 主要屬性:- 次要屬性:- 已供物品:板,CD,電源
AD9522-5BCPZ 功能描述:IC CLOCK GEN 2.4GHZ 64LFCSP RoHS:是 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘發(fā)生器,PLL,頻率合成器 系列:- 標(biāo)準(zhǔn)包裝:2,000 系列:- 類型:PLL 時(shí)鐘發(fā)生器 PLL:帶旁路 輸入:LVCMOS,LVPECL 輸出:LVCMOS 電路數(shù):1 比率 - 輸入:輸出:2:11 差分 - 輸入:輸出:是/無(wú) 頻率 - 最大:240MHz 除法器/乘法器:是/無(wú) 電源電壓:3.135 V ~ 3.465 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:32-LQFP 供應(yīng)商設(shè)備封裝:32-TQFP(7x7) 包裝:帶卷 (TR)
AD9522-5BCPZ-REEL7 功能描述:IC CLOCK GEN 2.4GHZ 64LFCSP RoHS:是 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘發(fā)生器,PLL,頻率合成器 系列:- 標(biāo)準(zhǔn)包裝:2,000 系列:- 類型:PLL 時(shí)鐘發(fā)生器 PLL:帶旁路 輸入:LVCMOS,LVPECL 輸出:LVCMOS 電路數(shù):1 比率 - 輸入:輸出:2:11 差分 - 輸入:輸出:是/無(wú) 頻率 - 最大:240MHz 除法器/乘法器:是/無(wú) 電源電壓:3.135 V ~ 3.465 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:32-LQFP 供應(yīng)商設(shè)備封裝:32-TQFP(7x7) 包裝:帶卷 (TR)