參數(shù)資料
型號: AD9522-1BCPZ-REEL7
廠商: Analog Devices Inc
文件頁數(shù): 11/84頁
文件大?。?/td> 0K
描述: IC CLOCK GEN 2.5GHZ VCO 64LFCSP
標(biāo)準(zhǔn)包裝: 750
類型: 時(shí)鐘發(fā)生器,扇出配送
PLL:
輸入: CMOS,LVDS,LVPECL
輸出: CMOS,LVDS
電路數(shù): 1
比率 - 輸入:輸出: 2:12,2:24
差分 - 輸入:輸出: 是/是
頻率 - 最大: 2.65GHz
除法器/乘法器: 是/無
電源電壓: 3.135 V ~ 3.465 V
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 64-VFQFN 裸露焊盤,CSP
供應(yīng)商設(shè)備封裝: 64-LFCSP-VQ(9x9)
包裝: 帶卷 (TR)
AD9522-1
Rev. 0 | Page 19 of 84
Pin No.
Input/
Output
Pin
Type
Mnemonic
Description
47
O
LVDS or
CMOS
OUT3 (OUT3B)
Clock Output. This pin can be configured as one side of a differential LVDS output
or as a single-ended CMOS output.
48
O
LVDS or
CMOS
OUT3 (OUT3A)
Clock Output. This pin can be configured as one side of a differential LVDS output
or as a single-ended CMOS output.
50
O
LVDS or
CMOS
OUT2 (OUT2B)
Clock Output. This pin can be configured as one side of a differential LVDS output
or as a single-ended CMOS output.
51
O
LVDS or
CMOS
OUT2 (OUT2A)
Clock Output. This pin can be configured as one side of a differential LVDS output
or as a single-ended CMOS output.
52
O
LVDS or
CMOS
OUT1 (OUT1B)
Clock Output. This pin can be configured as one side of a differential LVDS output
or as a single-ended CMOS output.
53
O
LVDS or
CMOS
OUT1 (OUT1A)
Clock Output. This pin can be configured as one side of a differential LVDS output
or as a single-ended CMOS output.
55
O
LVDS or
CMOS
OUT0 (OUT0B)
Clock Output. This pin can be configured as one side of a differential LVDS output
or as a single-ended CMOS output.
56
O
LVDS or
CMOS
OUT0 (OUT0A)
Clock Output. This pin can be configured as one side of a differential LVDS output
or as a single-ended CMOS output.
58
O
Current set
resistor
RSET
Clock Distribution Current Set Resistor. Connect a 4.12 kΩ resistor from this pin
to GND.
62
O
Current set
resistor
CPRSET
Charge Pump Current Set Resistor. Connect a 5.1 kΩ resistor from this pin to GND.
This resistor can be omitted if the PLL is not used.
63
I
Reference
input
REFIN (REF2)
Along with REFIN, this is the differential input for the PLL reference. Alternatively,
this pin is a single-ended input for REF2.
64
I
Reference
input
REFIN (REF1)
Along with REFIN, this is the differential input for the PLL reference. Alternatively,
this pin is a single-ended input for REF1.
EPAD
GND
The exposed die pad must be connected to GND.
相關(guān)PDF資料
PDF描述
AD9522-2BCPZ IC CLOCK GEN 2.2GHZ VCO 64LFCSP
AD9522-3BCPZ-REEL7 IC CLOCK GEN 2GHZ VCO 64LFCSP
AD9522-4BCPZ-REEL7 IC CLOCK GEN 1.6GHZ VCO 64LFCSP
AD9522-5BCPZ IC CLOCK GEN 2.4GHZ 64LFCSP
AD9523-1BCPZ-REEL7 IC INTEGER-N CLCK GEN 72LFCSP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9522-2 制造商:AD 制造商全稱:Analog Devices 功能描述:12 LVDS/24 CMOS Output Clock Generator with Integrated 2.2 GHz VCO
AD9522-2/PCBZ 功能描述:BOARD EVAL FOR AD9522-2 CLK GEN RoHS:是 類別:編程器,開發(fā)系統(tǒng) >> 評估演示板和套件 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 主要目的:電信,線路接口單元(LIU) 嵌入式:- 已用 IC / 零件:IDT82V2081 主要屬性:T1/J1/E1 LIU 次要屬性:- 已供物品:板,電源,線纜,CD 其它名稱:82EBV2081
AD9522-2BCPZ 功能描述:IC CLOCK GEN 2.2GHZ VCO 64LFCSP RoHS:是 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘發(fā)生器,PLL,頻率合成器 系列:- 標(biāo)準(zhǔn)包裝:2,000 系列:- 類型:PLL 時(shí)鐘發(fā)生器 PLL:帶旁路 輸入:LVCMOS,LVPECL 輸出:LVCMOS 電路數(shù):1 比率 - 輸入:輸出:2:11 差分 - 輸入:輸出:是/無 頻率 - 最大:240MHz 除法器/乘法器:是/無 電源電壓:3.135 V ~ 3.465 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:32-LQFP 供應(yīng)商設(shè)備封裝:32-TQFP(7x7) 包裝:帶卷 (TR)
AD9522-2BCPZ-REEL7 功能描述:IC CLOCK GEN 2.2GHZ VCO 64LFCSP RoHS:是 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘發(fā)生器,PLL,頻率合成器 系列:- 標(biāo)準(zhǔn)包裝:2,000 系列:- 類型:PLL 時(shí)鐘發(fā)生器 PLL:帶旁路 輸入:LVCMOS,LVPECL 輸出:LVCMOS 電路數(shù):1 比率 - 輸入:輸出:2:11 差分 - 輸入:輸出:是/無 頻率 - 最大:240MHz 除法器/乘法器:是/無 電源電壓:3.135 V ~ 3.465 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:32-LQFP 供應(yīng)商設(shè)備封裝:32-TQFP(7x7) 包裝:帶卷 (TR)
AD9522-3 制造商:AD 制造商全稱:Analog Devices 功能描述:12 LVDS/24 CMOS Output Clock Generator with Integrated 2 GHz VCO