Data Sheet
AD9516-4
Rev. C | Page 3 of 80
REVISION HISTORY
2/13—Rev. B to Rev. C
Changes to Register 0x140 to Register 0x143 Default Values;
Table 52.............................................................................................56
Changes to Register 0x140 to Register 0x143 Default Values;
Table 57.............................................................................................71
Updated Outline Dimensions........................................................80
1/12—Rev. A to Rev. B
Changes to 0x232 Description Column, Table 62 ......................76
12/10—Rev. 0 to Rev. A
Changes to Features, Applications, and General Description.....1
Change to CPRSET Pin Resistor Parameter in Table 1................4
Change to P = 2 DM (2/3) Parameter in Table 2 ..........................5
Changes to Table 4 ............................................................................6
Changes to VCP Supply Parameter in Table 17.............................14
Change to θJA Value and Endnote in Table 19 .............................16
Added Exposed Paddle Notation to Figure 6; Changes to
Table 20.............................................................................................17
Added Figure 41; Renumbered Sequentially...............................24
Change to High Frequency Clock Distribution—CLK or
External VCO > 1600 MHz Section; Change to Table 22..........27
Changes to Table 24 ........................................................................29
Change to Configuration and Register Settings Section............31
Change to Phase Frequency Detector (PFD) Section ................32
Changes to Charge Pump (CP), On-Chip VCO, PLL
External Loop Filter, and PLL Reference Inputs Sections .........33
Change to Figure 47; Added Figure 48.........................................33
Changes to Reference Switchover and VCXO/VCO
Feedback Divider N—P, A, B, R Sections .................................... 34
Changes to Table 28 ........................................................................ 35
Change to Holdover Section.......................................................... 37
Changes to VCO Calibration Section........................................... 39
Changes to Clock Distribution Section........................................ 40
Added Endnote to Table 34 ........................................................... 41
Changes to Channel Dividers—LVDS/CMOS Outputs
Section; Added Endnote to Table 39 ............................................ 43
Changes to Write Section............................................................... 50
Change to the Instruction Word (16 Bits) Section ..................... 51
Change to Figure 65........................................................................ 52
Added Thermal Performance Section.......................................... 54
Changes to Register Address 0x003 in Table 52.......................... 55
Changes to Table 53 ........................................................................ 59
Changes to Table 54 ........................................................................ 60
Changes to Table 55 ........................................................................ 66
Changes to Table 56 ........................................................................ 68
Changes to Table 57 ........................................................................ 71
Changes to Table 58 ........................................................................ 73
Changes to Table 59 ........................................................................ 74
Changes to Table 60 and Table 61................................................. 76
Added Frequency Planning Using the AD9516 Section............ 77
Changes to Figure 71 and Figure 73; Added Figure 72.............. 78
Changes to LVPECL Clock Distribution and LVDS Clock
Distribution Sections...................................................................... 78
Updated Outline Dimensions........................................................80
4/07—Revision 0: Initial Version