- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1986 > AD9480BSUZ-250 (Analog Devices Inc)IC ADC 8BIT 250MSPS 3.3V 44TQFP PDF資料下載
參數(shù)資料
| 型號： | AD9480BSUZ-250 |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 28/28頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC ADC 8BIT 250MSPS 3.3V 44TQFP |
| 標準包裝： | 1 |
| 位數(shù)： | 8 |
| 采樣率（每秒）： | 250M |
| 數(shù)據(jù)接口： | 并聯(lián) |
| 轉換器數(shù)目： | 1 |
| 功率耗散（最大）： | 590mW |
| 電壓電源： | 單電源 |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 44-TQFP |
| 供應商設備封裝： | 44-TQFP（10x10） |
| 包裝： | 托盤 |
| 輸入數(shù)目和類型： | 2 個單端，單極；2 個差分，單極 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁當前第28頁
AD9480
Rev. A | Page 9 of 28
TERMINOLOGY
Analog Bandwidth
The analog input frequency at which the spectral power of the
fundamental frequency (as determined by the FFT analysis) is
reduced by 3 dB.
Aperture Delay
The delay between the 50% point of the rising edge of the
encode command and the instant the analog input is sampled.
Aperture Uncertainty (Jitter)
The sample-to-sample variation in aperture delay.
Clock Pulse Width/Duty Cycle
Pulse width high is the minimum amount of time that the
clock pulse should be left in a Logic 1 state to achieve rated
performance; pulse width low is the minimum time that the
clock pulse should be left in a low state. See the timing
section. At a given clock rate, these specifications define an
acceptable clock duty cycle.
Crosstalk
Coupling onto one channel being driven by a low level
(40 dBFS) signal when the adjacent interfering channel
is driven by a full-scale signal.
Differential Analog Input Resistance, Differential Analog
Input Capacitance, and Differential Analog Input Impedance
The real and complex impedances measured at each analog
input port. The resistance is measured statically, and the
capacitance and differential input impedances are measured
with a network analyzer.
Differential Analog Input Voltage Range
The peak-to-peak differential voltage that must be applied to
the converter to generate a full-scale response. Peak differential
voltage is computed by observing the voltage on a single pin
and subtracting the voltage from the other pin, which is 180°
out of phase. Peak-to-peak differential is computed by rotating
the inputs phase 180° and taking the peak measurement again.
The difference is then computed between both peak
measurements.
Differential Nonlinearity
The deviation of any code width from an ideal 1 LSB step.
Effective Number of Bits
The effective number of bits (ENOB) is calculated by the
measured SINAD based on (assuming full-scale input)
6.02
dB
1.76
=
MEASURED
SINAD
ENOB
Full-Scale Input Power
Expressed in dBm. Computed by
=
001
0
10
2
.
log
INPUT
FULLSCALE
Z
rms
V
Power
Gain Error
The difference between the measured and ideal full-scale input
voltage range of the ADC.
Harmonic Distortion, Second
The ratio of the rms signal amplitude to the rms value of the
second harmonic component, reported in dBc.
Harmonic Distortion, Third
The ratio of the rms signal amplitude to the rms value of the
third harmonic component, reported in dBc.
Integral Nonlinearity
The deviation of the transfer function from a reference line
measured in fractions of 1 LSB using a best straight line
determined by a least square curve fit.
Minimum Conversion Rate
The encode rate at which the SNR of the lowest analog
signal frequency drops by no more than 3 dB below the
guaranteed limit.
Maximum Conversion Rate
The encode rate at which parametric testing is performed.
Output Propagation Delay
The delay between a differential crossing of CLK+ and
CLK and the time when all output data bits are within
valid logic levels.
Noise (For Any Range Within the ADC)
This value includes both thermal and quantization noise.
×
=
10
001
dBFS
dBc
dBm
noise
Signal
SNR
FS
Z
V
.
where:
Z is the input impedance.
FS is the full scale of the device for the frequency in question.
SNR is the value for the particular input level.
Signal is the signal level within the ADC reported in dB below
full scale.
Power Supply Rejection Ratio
The ratio of a change in input offset voltage to a change in
power supply voltage.
相關PDF資料 |
PDF描述 |
|---|---|
| AD9481BSUZ-250 | IC ADC 8BIT 250MSPS 3.3V 44-TQFP |
| AD9484BCPZRL7-500 | IC ADC 8BIT 500MSPS 56LFCSP |
| AD9510BCPZ-REEL7 | IC CLOCK DIST 8OUT PLL 64LFCSP |
| AD9511BCPZ-REEL7 | IC CLOCK DIST 5OUT PLL 48LFCSP |
| AD9512UCPZ-EP-R7 | IC CLOCK DIST 5OUT PLL 48LFCSP |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| AD9480BSUZ-2501 | 制造商:AD 制造商全稱:Analog Devices 功能描述:8-Bit, 250 MSPS 3.3 V A/D Converter |
| AD9480-LVDS/PCB | 制造商:Analog Devices 功能描述:Evaluation Board For AD9480 制造商:Analog Devices 功能描述:8 BIT 250 MSPS 3V ADC PB FREE EB - Bulk |
| AD9480-LVDS/PCBZ | 制造商:Analog Devices 功能描述:Evaluation Board For AD9480 制造商:Analog Devices 功能描述:EVAL BD FOR AD9480 - Bulk 制造商:Analog Devices 功能描述:EVAL CARD ((NS)) |
| AD9480-LVDSPCB2 | 制造商:AD 制造商全稱:Analog Devices 功能描述:High Speed ADC USB FIFO Evaluation Kit |
| AD9480-LVDS-PCB3 | 制造商:AD 制造商全稱:Analog Devices 功能描述:8-Bit, 250 MSPS 3.3 V A/D Converter |
發(fā)布緊急采購，3分鐘左右您將得到回復。