參數(shù)資料
型號(hào)： AD9287ABCPZ-100
廠商： Analog Devices Inc
文件頁(yè)數(shù)： 30/52頁(yè)
文件大?。?/td> 0K
描述： IC ADC 8BIT SRL 100MSPS 48LFCSP
標(biāo)準(zhǔn)包裝： 1
位數(shù)： 8
采樣率（每秒）： 100M
數(shù)據(jù)接口： 串行，SPI?
轉(zhuǎn)換器數(shù)目： 4
功率耗散（最大）： 562mW
電壓電源： 模擬和數(shù)字
工作溫度： -40°C ~ 85°C
安裝類型： 表面貼裝
封裝/外殼： 48-VFQFN 裸露焊盤，CSP
供應(yīng)商設(shè)備封裝： 48-LFCSP-VQ（7x7）
包裝： 托盤
輸入數(shù)目和類型： 8 個(gè)單端，單極；4 個(gè)差分，單極
AD9287
Data Sheet
Rev. E | Page 36 of 52
DEFAULT OPERATION AND JUMPER SELECTION
SETTINGS
The following is a list of the default and optional settings or
modes allowed on the AD9287 Rev. A evaluation board.
POWER: Connect the switching power supply that is
provided with the evaluation kit between a rated 100 V ac
to 240 V ac wall outlet at 47 Hz to 63 Hz and P503.
AIN: The evaluation board is set up for a transformer-
coupled analog input with an optimum 50 impedance
match of 190 MHz of bandwidth (see Figure 61). For more
bandwidth response, the differential capacitor across the
analog inputs can be changed or removed. The common
mode of the analog inputs is developed from the center tap
of the transformer or AVDD_DUT/2.
0
A
MPL
IT
U
D
E
(d
B
F
S)
FREQUENCY (MHz)
05966-
088
0
–16
–14
–12
–10
–8
–6
–4
–2
50
100
150
200
250
300
350
400
450
500
–3dB CUTOFF = 190MHz
Figure 61. Evaluation Board Full-Power Bandwidth
VREF: VREF is set to 1.0 V by tying the SENSE pin to ground,
R237. This causes the ADC to operate in 2.0 V p-p full-scale
range. A separate external reference option using the ADR510
is also included on the evaluation board. Populate R231 and
R235 and remove C214. Proper use of the VREF options is
noted in the Voltage Reference section.
RBIAS: RBIAS has a default setting of 10 k (R201) to
ground and is used to set the ADC core bias current.
CLOCK: The default clock input circuitry is derived from a
simple transformer-coupled circuit using a high bandwidth
1:1 impedance ratio transformer (T201) that adds a very
low amount of jitter to the clock path. The clock input is
50 terminated and ac-coupled to handle single-ended
sine wave types of inputs. The transformer converts the
single-ended input to a differential signal that is clipped
before entering the ADC clock inputs.
A differential LVPECL clock can also be used to clock the
ADC input using the AD9515 (U202). Populate R225 and
R227 with 0 resistors and remove R217 and R218 to
disconnect the default clock path inputs. In addition, populate
C207 and C208 with a 0.1 μF capacitor and remove C210 and
C211 to disconnect the default clock path outputs. The
AD9515 has many pin-strappable options that are set to a
default mode of operation. Consult the AD9515 data sheet
for more information about these and other options.
In addition, an on-board oscillator is available on the OSC201
and can act as the primary clock source. The setup is quick
and involves installing R212 with a 0 resistor and setting
the enable jumper (J205) to the on position. If the user wishes
to employ a different oscillator, two oscillator footprint options
are available (OSC201) to check the ADC performance.
PDWN: To enable the power-down feature, short J201 to
AVDD on the PDWN pin.
SCLK/DTP: To enable the digital test patterns on the digital
outputs of the ADC, use J204. If J204 is tied to AVDD during
device power-up, Test Pattern 1000 0000 is enabled. See the
SCLK/DTP Pin section for details.
SDIO/ODM: To enable the low power, reduced signal option
(similar to the IEEE 1595.3 reduced range link LVDS output
standard), use J203. If J203 is tied to AVDD during device
power-up, it enables the LVDS outputs in a low power,
reduced signal option from the default ANSI-644 standard.
This option changes the signal swing from 350 mV p-p to
200 mV p-p, reducing the power of the DRVDD supply. See
the SDIO/ODM Pin section for more details.
CSB: To enable processing of the SPI information on the SDIO
and SCLK pins, tie J202 low in the always enable mode. To
ignore the SDIO and SCLK information, tie J202 to AVDD.
Non-SPI Mode: For users who wish to operate the DUT
without using SPI, remove Jumpers J202, J203, and J204.
This disconnects the CSB, SCLK/DTP, and SDIO/ODM pins
from the control bus, allowing the DUT to operate in its
simplest mode. Each of these pins has internal termination
and will float to its respective level.
D + x, D x: If an alternative data capture method to the setup
shown in Figure 60 is used, optional receiver terminations,
R206 to R211, can be installed next to the high speed back-
plane connector.
相關(guān)PDF資料
PDF描述
VI-2NJ-MX-F3 CONVERTER MOD DC/DC 36V 75W
MS27473T22B55PB CONN PLUG 55POS STRAIGHT W/PINS
IDT7202LA15JI IC FIFO ASYNCH 1KX9 15NS 32PLCC
AD7712AR-REEL7 IC ADC 24BIT SGNL CONDTNR 24SOIC
GTC06A-20-27P CONN PLUG 14POS STRAIGHT W/PINS
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9287ABCPZRL7-100 功能描述:IC ADC 8BIT SRL 100MSPS 48LFCSP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):12 采樣率（每秒）:300k 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:75mW 電壓電源:單電源 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:24-SOIC 包裝:帶卷 (TR) 輸入數(shù)目和類型:1 個(gè)單端，單極；1 個(gè)單端，雙極
AD9287BCPZ-100 制造商:Analog Devices 功能描述:ADC Quad Pipelined 100Msps 8-bit Serial 48-Pin LFCSP EP 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Analog Devices 功能描述:IC 8BIT ADC QUAD 100MSPS LFCSP48
AD9287BCPZRL-100 制造商:AD 制造商全稱:Analog Devices 功能描述:Quad, 8-Bit, 100 MSPS Serial LVDS 1.8 V A/D Converter
AD9287BCPZRL7-100 功能描述:IC ADC 8BIT QUAD 100MSPS 48LFCSP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:- 位數(shù):12 采樣率（每秒）:3M 數(shù)據(jù)接口:- 轉(zhuǎn)換器數(shù)目:- 功率耗散（最大）:- 電壓電源:- 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:SOT-23-6 供應(yīng)商設(shè)備封裝:SOT-23-6 包裝:帶卷 (TR) 輸入數(shù)目和類型:-
AD9288 制造商:AD 制造商全稱:Analog Devices 功能描述:8-Bit, 40/80/100 MSPS Dual A/D Converter
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*