參數(shù)資料
型號: AD9272BSVZ-40
廠商: Analog Devices Inc
文件頁數(shù): 20/44頁
文件大?。?/td> 0K
描述: IC ADC OCT 12BIT 40MSPS 100-TQFP
設(shè)計資源: Powering AD9272 with ADP5020 Switching Regulator PMU for Increased Efficiency (CN0135)
特色產(chǎn)品: AD9272: Octal LNA/VGA/AAF/ADC and Crosspoint Switch
標(biāo)準(zhǔn)包裝: 1
類型: AAF,ADC,交叉點開關(guān),LNA,VGA
分辨率(位): 12 b
采樣率(每秒): 40M
數(shù)據(jù)接口: 串行
電壓電源: 模擬和數(shù)字
電源電壓: 1.8V,3V
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 100-TQFP 裸露焊盤
供應(yīng)商設(shè)備封裝: 100-TQFP-EP(14x14)
包裝: 托盤
產(chǎn)品目錄頁面: 780 (CN2011-ZH PDF)
配用: AD9272-65EBZ-ND - BOARD EVAL AD9272
AD9272
Rev. C | Page 27 of 44
Crosspoint Switch
Each LNA is followed by a transconductance amp for voltage-
to-current conversion. Currents can be routed to one of eight
pairs of differential outputs or to 16 single-ended outputs for
summing. Each CWD output pin sinks 2.4 mA dc current, and
the signal has a full-scale current of ±2 mA for each channel
selected by the crosspoint switch. For example, if four channels
are summed on one CWD output, the output sinks 9.6 mA dc
and has a full-scale current output of ±8 mA.
The maximum number of channels combined must be considered
when setting the load impedance for current-to-voltage conversion
to ensure that the full-scale swing and common-mode voltage
are within the operating limits of the AD9272. When interfacing
to the AD8339, a common-mode voltage of 2.5 V and a full-scale
swing of 2.8 V p-p are desired. This can be accomplished by
connecting an inductor between each CWD output and a 2.5 V
supply and then connecting either a single-ended or differential
load resistance to the CWDx± outputs. The value of resistance
should be calculated based on the maximum number of channels
that can be combined.
CWDx± outputs are required under full-scale swing to be
greater than 1.5 V and less than AVDD2 (3.0 V supply).
TGC OPERATION
The TGC signal path is fully differential throughout to
maximize signal swing and reduce even-order distortion;
however, the LNAs are designed to be driven from a single-
ended signal source. Gain values are referenced from the single-
ended LNA input to the differential ADC input. A simple
exercise in understanding the maximum and minimum gain
requirements is shown in Figure 46.
LNA FS
(0.55V p-p SE)
LNA INPUT-REFERRED
NOISE FLOOR
(3.9V rms) @ AAF BW = 15MHz
LNA + VGA NOISE = 1.0nV/ Hz
ADC FS (2V p-p)
~10dB MARGIN
>11dB MARGIN
ADC NOISE FLOOR
(224V rms)
MINIMUM GAIN
MAXIMUM GAIN
LNA
ADC
70dB
VGA GAIN RANGE > 42dB
MAX CHANNEL GAIN > 48dB
94dB
0
70
29
-0
97
Figure 46. Gain Requirements of TGC Operation for a 12-Bit, 40 MSPS ADC
The maximum gain required is determined by
(ADC Noise Floor/VGA Input Noise Floor) + Margin =
20 log(224/3.9) + 11 dB = 46 dB
The minimum gain required is determined by
(ADC Input FS/VGA Input FS) + Margin =
20 log(2/0.55) 10 dB = 3 dB
Therefore, 42 dB of gain range for a 12-bit, 40 MSPS ADC with
15 MHz of bandwidth should suffice in achieving the dynamic
range required for most ultrasound systems today.
The system gain is distributed as listed in Table 8.
Table 8. Channel Gain Distribution
Section
Nominal Gain (dB)
LNA
15.6/17.9/21.3
Attenuator
0 to 42
VGA Amp
21/24/27/30
Filter
0
ADC
0
The linear-in-dB gain (law conformance) range of the TGC path
is 42 dB. The slope of the gain control interface is 28 dB/V, and
the gain control range is 0.8 V to +0.8 V. Equation 3 is the
expression for the differential voltage VGAIN, and Equation 4 is
the expression for the channel gain.
)
(
)
(
)
(
+
=
GAIN
V
GAIN
(3)
ICPT
V
Gain
GAIN +
=
V
dB
5
.
28
)
dB
(
(4)
where ICPT is the intercept point of the TGC gain.
In its default condition, the LNA has a gain of 21.3 dB (12×), and
the VGA postamp gain is 24 dB if the voltage on the GAIN+ pin is
0 V and GAIN is 0.8 V (42 dB attenuation). This gives rise to a
total gain (or ICPT) of 3.6 dB through the TGC path if the LNA
input is unmatched or of 2.4 dB if the LNA is matched to 50 Ω
(RFB = 350 Ω). If the voltage on the GAIN+ pin is 1.6 V and the
GAIN pin is 0.8 V (0 dB attenuation), however, the VGA gain
is 24 dB. This results in a total gain of 45 dB through the TGC path
if the LNA input is unmatched or in a total gain of 39 dB if the
LNA input is matched.
Each LNA output is dc-coupled to a VGA input. The VGA consists
of an attenuator with a range of 42 dB to 0 dB followed by an
amplifier with 21 dB, 24 dB, 27 dB, or 30 dB of gain. The X-AMP
gain-interpolation technique results in low gain error and uniform
bandwidth, and differential signal paths minimize distortion.
相關(guān)PDF資料
PDF描述
VE-B4J-MY-S CONVERTER MOD DC/DC 36V 50W
MAX199BCNI+ IC DAS 12BIT 8CH 28-DIP
VE-B44-MY-S CONVERTER MOD DC/DC 48V 50W
MS3124P22-55S CONN RCPT 55POS JAM NUT W/SCKT
MS27508E24F61PA CONN RCPT 61POS BOX MNT W/PINS
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9272BSVZ-401 制造商:AD 制造商全稱:Analog Devices 功能描述:Octal LNA/VGA/AAF/ADC and Crosspoint Switch
AD9272BSVZ-65 功能描述:IC ADC OCT 12BIT 65MSPS 100-TQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - ADCs/DAC - 專用型 系列:- 產(chǎn)品培訓(xùn)模塊:Data Converter Basics 標(biāo)準(zhǔn)包裝:1 系列:- 類型:電機控制 分辨率(位):12 b 采樣率(每秒):1M 數(shù)據(jù)接口:串行,并聯(lián) 電壓電源:單電源 電源電壓:2.7 V ~ 3.6 V,4.5 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:100-TQFP 供應(yīng)商設(shè)備封裝:100-TQFP(14x14) 包裝:剪切帶 (CT) 其它名稱:296-18373-1
AD9272BSVZ-651 制造商:AD 制造商全稱:Analog Devices 功能描述:Octal LNA/VGA/AAF/ADC and Crosspoint Switch
AD9272BSVZ-80 功能描述:IC ADC OCT 12BIT 80MSPS 100-TQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - ADCs/DAC - 專用型 系列:- 產(chǎn)品培訓(xùn)模塊:Data Converter Basics 標(biāo)準(zhǔn)包裝:1 系列:- 類型:電機控制 分辨率(位):12 b 采樣率(每秒):1M 數(shù)據(jù)接口:串行,并聯(lián) 電壓電源:單電源 電源電壓:2.7 V ~ 3.6 V,4.5 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:100-TQFP 供應(yīng)商設(shè)備封裝:100-TQFP(14x14) 包裝:剪切帶 (CT) 其它名稱:296-18373-1
AD9272BSVZ-801 制造商:AD 制造商全稱:Analog Devices 功能描述:Octal LNA/VGA/AAF/ADC and Crosspoint Switch