- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373961 > AD9236BRUZ-80 (ANALOG DEVICES INC) CAP 150PF 100V 5% NP0(C0G) RAD.10 .15X.15 BULK PDF資料下載
參數(shù)資料
| 型號： | AD9236BRUZ-80 |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | ADC |
| 英文描述： | CAP 150PF 100V 5% NP0(C0G) RAD.10 .15X.15 BULK |
| 中文描述： | 1-CH 12-BIT FLASH METHOD ADC, PARALLEL ACCESS, PDSO28 |
| 封裝： | LEAD FREE, MO-153AE, TSSOP-28 |
| 文件頁數(shù)： | 8/36頁 |
| 文件大?。?/td> | 2056K |
| 代理商： | AD9236BRUZ-80 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁當(dāng)前第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁
AD9236
DEFINITIONS OF SPECIFICATIONS
Analog Bandwidth (Full Power Bandwidth)
—The analog
input frequency at which the spectral power of the fundamental
frequency (as determined by the FFT analysis) is reduced by 3 dB.
Aperture Delay (t
A
)
—The delay between the 50% point of the
rising edge of the clock and the instant at which the analog
input is sampled.
Aperture Uncertainty (Jitter, t
J
)
—The sample-to-sample varia-
tion in aperture delay.
Integral Nonlinearity (INL
)—The deviation of each individual
code from a line drawn from negative full scale through positive
full scale. The point used as negative full scale occurs 1/2 LSB
before the first code transition. Positive full scale is defined as a
level 1 1/2 LSB beyond the last code transition. The deviation is
measured from the middle of each particular code to the true
straight line.
Differential Nonlinearity (DNL, No Missing Codes)
—An
ideal ADC exhibits code transitions that are exactly 1 LSB apart.
DNL is the deviation from this ideal value. Guaranteed no miss-
ing codes to 12-bit resolution indicates that all 4096 codes must
be present over all operating ranges.
Offset Error
—The major carry transition should occur for an
analog value 1/2 LSB below VIN+ = VIN–. Offset error is
defined as the deviation of the actual transition from that point.
Gain Error
—The first code transition should occur at an
analog value 1/2 LSB above negative full scale. The last transi-
tion should occur at an analog value 1 1/2 LSB below positive
full scale. Gain error is the deviation of the actual difference
between first and last code transitions and the ideal difference
between first and last code transitions.
Temperature Drift
—The temperature drift for offset error and
gain error specifies the maximum change from the initial
(25°C) value to the value at T
MIN
or T
MAX
.
Power Supply Rejection Ratio
—The change in full scale from
the value with the supply at the minimum limit to the value
with the supply at its maximum limit.
Total Harmonic Distortion (THD)
1
—
The ratio of the rms
input signal amplitude to the rms value of the sum of the first
six harmonic components.
Signal-to-Noise and Distortion (SINAD)
1
—
The ratio of the
rms input signal amplitude to the rms value of the sum of all
other spectral components below the Nyquist frequency, includ-
ing harmonics but excluding dc.
Effective Number of Bits (
ENOB
)—
The effective number of
bits for a sine wave input at a given input frequency can be cal-
culated directly from its measured
SINAD
using the following
formula:
(
)
02
.
76
.
=
SINAD
ENOB
Signal-to-Noise Ratio (SNR)
1
—
The ratio of the rms input
signal amplitude to the rms value of the sum of all other spec-
tral components below the Nyquist frequency, excluding the
first six harmonics and dc.
Spurious Free Dynamic Range (SFDR)
1
—
The difference in dB
between the rms input signal amplitude and the peak spurious
signal. The peak spurious component may or may not be a
harmonic.
Two-Tone SFDR
1
—
The ratio of the rms value of either input
tone to the rms value of the peak spurious component. The
peak spurious component may or may not be an IMD product.
Clock Pulsewidth and Duty Cycle
—Pulsewidth high is the
minimum amount of time that the clock pulse should be left in
the Logic 1 state to achieve rated performance. Pulsewidth low
is the minimum time the clock pulse should be left in the low
state. At a given clock rate, these specifications define an accept-
able clock duty cycle.
Minimum Conversion Rate
—The clock rate at which the SNR
of the lowest analog signal frequency drops by no more than
3 dB below the guaranteed limit.
Maximum Conversion Rate
—The clock rate at which para-
metric testing is performed.
Output Propagation Delay (t
PD
)—
The delay between the clock
rising edge and the time when all bits are within valid logic
levels.
Out-of-Range Recovery Time
—The time it takes for the ADC
to reacquire the analog input after a transition from 10% above
positive full scale to 10% above negative full scale, or from 10%
below negative full scale to 10% below positive full scale
1
AC specifications may be reported in dBc (degrades as signal levels are
lowered) or in dBFS (always related back to converter full scale).
Rev. A | Page 8 of 36
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD9236BRURL7-80 | 12-Bit, 80 MSPS, 3V A/D Converter |
| AD9236BCPZRL7-80 | 12-Bit, 80 MSPS, 3V A/D Converter |
| AD9236BRUZRL7-80 | 12-Bit, 80 MSPS, 3V A/D Converter |
| AD9236BRU-80 | 12-Bit, 80 MSPS, 3V A/D Converter |
| AD9236BRU-80EB | 12-Bit, 80 MSPS, 3V A/D Converter |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9236BRUZRL7-80 | 功能描述:IC ADC 12BIT 80MSPS 28TSSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):14 采樣率（每秒）:83k 數(shù)據(jù)接口:串行，并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:28-DIP（0.600"，15.24mm） 供應(yīng)商設(shè)備封裝:28-PDIP 包裝:管件 輸入數(shù)目和類型:1 個單端，雙極 |
| AD9237 | 制造商:AD 制造商全稱:Analog Devices 功能描述:12-Bit, 20 MSPS/40 MSPS/65 MSPS 3 V Low Power A/D Converter |
| AD9237BCP-20EB | 制造商:Analog Devices 功能描述:12 BIT 3V 20 MSPS LOW POWER ADC - Trays |
| AD9237BCP-40EB | 制造商:Analog Devices 功能描述:12-BIT 3V 40 MSPS LOW POWER ADC - Trays |
| AD9237BCP-65EB | 制造商:Analog Devices 功能描述:12-BIT 3V 65 MSPS LOW POWER ADC - Boxed Product (Development Kits) |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。