- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373961 > AD9235BRU-20 (ANALOG DEVICES INC) 12-Bit, 20/40/65 MSPS 3 V A/D Converter PDF資料下載
參數(shù)資料
| 型號： | AD9235BRU-20 |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | ADC |
| 英文描述： | 12-Bit, 20/40/65 MSPS 3 V A/D Converter |
| 中文描述： | 1-CH 12-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PDSO28 |
| 封裝： | MO-153-AE, TSSOP-28 |
| 文件頁數(shù)： | 14/32頁 |
| 文件大小： | 1181K |
| 代理商： | AD9235BRU-20 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁當前第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁
REV. B
AD9235
–14–
The SHA may be driven from a source that keeps the signal
peaks within the allowable range for the selected reference volt-
age. The minimum and maximum common-mode input levels
are defined as follows:
VCM
VCM
The minimum common-mode input level allows the AD9235 to
accommodate ground-referenced inputs.
Although optimum performance is achieved with a differential
input, a single-ended source may be driven into VIN+ or VIN–.
In this configuration, one input will accept the signal, while the
opposite input should be set to midscale by connecting it to an
appropriate reference. For example, a 2 V p-p signal may be
applied to VIN+ while a 1 V reference is applied to VIN–. The
AD9235 will then accept an input signal varying between 2 V and
0 V. In the single-ended configuration, distortion performance may
degrade significantly as compared to the differential case. However,
the effect will be less noticeable at lower input frequencies and
in the lower speed grade models (AD9235-40 and AD9235-20).
Differential Input Configurations
As previously detailed, optimum performance will be achieved
while driving the AD9235 in a differential input configuration.
For baseband applications, the AD8138 differential driver provides
excellent performance and a flexible interface to the ADC. The
output common-mode voltage of the AD8138 is easily set to
AVDD/2, and the driver can be configured in a Sallen Key filter
topology to provide band limiting of the input signal.
VREF
MIN
=
/2
AVDD VREF
MAX
=
(
)/2
AD9235
VIN+
VIN–
AVDD
1Vp-p
49.9
523
1k
1k
0.1 F
22
22
15pF
15pF
499
499
499
AD8138
AGND
Figure 8. Differential Input Configuration Using
the AD8138
At input frequencies in the second Nyquist zone and above, the
performance of most amplifiers will not be adequate to achieve
the true performance of the AD9235. This is especially true in
IF undersampling applications where frequencies in the 70 MHz
to 100 MHz range are being sampled. For these applications,
differential transformer coupling is the recommended input
configuration, as shown in Figure 9.
AD9235
VIN+
VIN–
AVDD
AGND
22
22
15pF
15pF
49.9
1k
1k
0.1 F
2V p-p
Figure 9. Differential Transformer-Coupled Configuration
The signal characteristics must be considered when selecting a
transformer. Most RF transformers will saturate at frequencies
below a few MHz, and excessive signal power can also cause core
saturation, which leads to distortion.
Single-Ended Input Configuration
A single-ended input may provide adequate performance in
cost-sensitive applications. In this configuration, there will be a
degradation in SFDR and in distortion performance due to the
large input common-mode swing. However, if the source
impedances on each input are matched, there should be little effect
on SNR performance. Figure 10 details a typical single-ended
input configuration.
AD9235
VIN+
VIN–
AVDD
AGND
2Vp-p
22
22
15pF
15pF
49.9
1k
1k
0.33 F
10 F
0.1 F
1k
1k
+
Figure 10. Single-Ended Input Configuration
CLOCK INPUT CONSIDERATIONS
Typical high speed ADCs use both clock edges to generate a
variety of internal timing signals, and as a result may be sensitive to
clock duty cycle. Commonly a 5% tolerance is required on the
clock duty cycle to maintain dynamic performance character-
istics. The AD9235 contains a clock duty cycle stabilizer (DCS)
that retimes the nonsampling edge, providing an internal clock
signal with a nominal 50% duty cycle. This allows a wide range
of clock input duty cycles without affecting the performance of the
AD9235. As shown in TPC 20, noise and distortion perfor-
mance are nearly flat over a 30% range of duty cycle.
The duty cycle stabilizer uses a delay-locked loop (DLL) to
create the nonsampling edge. As a result, any changes to the
sampling frequency will require approximately 100 clock cycles
to allow the DLL to acquire and lock to the new rate.
High speed, high resolution ADCs are sensitive to the quality of
the clock input. The degradation in SNR at a given full-scale
input frequency (
f
INPUT
) due only to aperture jitter (
t
J
) can be
calculated with the following equation.
SNR Degradation
In the equation, the rms aperture jitter,
t
J
, represents the root-
sum square of all jitter sources, which include the clock input,
analog input signal, and ADC aperture jitter specification. Under-
sampling applications are particularly sensitive to jitter.
The clock input should be treated as an analog signal in cases
where aperture jitter may affect the dynamic range of the AD9235.
Power supplies for clock drivers should be separated from the
ADC output driver supplies to avoid modulating the clock signal
with digital noise. Low jitter, crystal-controlled oscillators make
the best clock sources. If the clock is generated from another
type of source (by gating, dividing, or other methods), it should
be retimed by the original clock at the last step.
f
t
INPUT
=
×
×
×
×
]
20
10 1 2
log
π
J
相關PDF資料 |
PDF描述 |
|---|---|
| AD9235BRU-40 | 12-Bit, 20/40/65 MSPS 3 V A/D Converter |
| AD9235BRU-65 | 12-Bit, 20/40/65 MSPS 3 V A/D Converter |
| AD9236BCP-80EB | 12-Bit, 80 MSPS, 3V A/D Converter |
| AD9236 | 12-Bit, 80 MSPS, 3V A/D Converter |
| AD9236BCP-80 | 12-Bit, 80 MSPS, 3V A/D Converter |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| AD9235BRU-20Z | 制造商:Analog Devices 功能描述:ADC 3V 12BIT 20MSPS 0.8LSB 制造商:Analog Devices 功能描述:ADC, 3V, 12BIT, 20MSPS, 0.8LSB, 28TSSOP; Resolution (Bits):12bit; Sampling Rate:20MSPS; Supply Voltage Type:Single; Supply Voltage Min:2.7V; Supply Voltage Max:3.6V; Supply Current:30mA; Digital IC Case Style:TSSOP; No. of Pins:28; ;RoHS Compliant: Yes |
| AD9235BRU-40 | 功能描述:IC ADC 12BIT 40MSPS 28-TSSOP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:2,500 系列:- 位數(shù):12 采樣率（每秒）:3M 數(shù)據(jù)接口:- 轉(zhuǎn)換器數(shù)目:- 功率耗散（最大）:- 電壓電源:- 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:SOT-23-6 供應商設備封裝:SOT-23-6 包裝:帶卷 (TR) 輸入數(shù)目和類型:- |
| AD9235BRU-65 | 功能描述:IC ADC 12BIT 65MSPS 28-TSSOP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:2,500 系列:- 位數(shù):12 采樣率（每秒）:3M 數(shù)據(jù)接口:- 轉(zhuǎn)換器數(shù)目:- 功率耗散（最大）:- 電壓電源:- 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:SOT-23-6 供應商設備封裝:SOT-23-6 包裝:帶卷 (TR) 輸入數(shù)目和類型:- |
| AD9235BRURL7-20 | 功能描述:IC ADC 12BIT SGL 20MSPS 28TSSOP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:2,500 系列:- 位數(shù):12 采樣率（每秒）:3M 數(shù)據(jù)接口:- 轉(zhuǎn)換器數(shù)目:- 功率耗散（最大）:- 電壓電源:- 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:SOT-23-6 供應商設備封裝:SOT-23-6 包裝:帶卷 (TR) 輸入數(shù)目和類型:- |
| AD9235BRURL7-40 | 功能描述:IC ADC 12BIT SGL 40MSPS 28TSSOP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:2,500 系列:- 位數(shù):12 采樣率（每秒）:3M 數(shù)據(jù)接口:- 轉(zhuǎn)換器數(shù)目:- 功率耗散（最大）:- 電壓電源:- 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:SOT-23-6 供應商設備封裝:SOT-23-6 包裝:帶卷 (TR) 輸入數(shù)目和類型:- |
發(fā)布緊急采購，3分鐘左右您將得到回復。