- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373961 > AD9229 (Analog Devices, Inc.) Quad 12-Bit, 50/65 MSPS Serial LVDS 3V A/D Converter PDF資料下載
參數(shù)資料
| 型號： | AD9229 |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | Quad 12-Bit, 50/65 MSPS Serial LVDS 3V A/D Converter |
| 中文描述： | 四路12位，50/65 MSPS的串行LVDS 3V的A / D轉(zhuǎn)換 |
| 文件頁數(shù)： | 9/15頁 |
| 文件大小： | 471K |
| 代理商： | AD9229 |
Prelimnary Technical Data
AD9229
Rev. PrF |Page 9 of 15
Oct. 6, 2003
Definitions
ANALOG BANDWIDTH
The analog input frequency at which the spectral power of the
fundamental frequency (as determined by the FFT analysis) is
reduced by 3 dB.
APERTURE DELAY
The delay between the 50% point of the rising edge of the
ENCODE command and the instant at which the analog input is
sampled.
APERTURE UNCERTAINTY (JITTER)
The sample-to-sample variation in aperture delay.
CROSSTALK
Coupling onto one channel being driven by a low level (-40 dBFS)
signal when the adjacent interfering channel is driven by a full-
scale signal.
DIFFERENTIAL ANALOG INPUT RESISTANCE,
DIFFERENTIAL ANALOG INPUT CAPACITANCE, AND
DIFFERENTIAL ANALOG INPUT IMPEDANCE
The real and complex impedances measured at each analog input
port. The resistance is measured statically and the capacitance and
differential input impedances are measured with a network
analyzer.
DIFFERENTIAL ANALOG INPUT VOLTAGE RANGE
The peak to peak differential voltage that must be applied to the
converter to generate a full scale response. Peak differential voltage
is computed by observing the voltage on a single pin and
subtracting the voltage from the other pin, which is 180 degrees out
of phase. Peak to peak differential is computed by rotating the
inputs phase 180 degrees and taking the peak measurement again.
Then the difference is computed between both peak measurements.
DIFFERENTIAL NONLINEARITY
The deviation of any code width from an ideal 1 LSB step.
EFFECTIVE NUMBER OF BITS
The effective number of bits (ENOB) is calculated from the
measured SNR based on the equation:
02
.
76
.
dB
SNR
ENOB
MEASURED
=
ENCODE PULSE WIDTH/DUTY CYCLE
Pulse width high is the minimum amount of time that the
ENCODE pulse should be left in logic “1” state to achieve rated
performance; pulse width low is the minimum time ENCODE
pulse should be left in low state. See timing implications of
changing tENCH in text. At a give clock rate, these specs define an
acceptable Encode duty cycle.
FULL SCALE INPUT POWER
Expressed in dBm. Computed using the following equation:
=
001
.
log
10
2
Input
Fullscale
Z
Fullscale
V
Power
rms
GAIN ERROR
Gain error is the difference between the measured and ideal full
scale input voltage range of the worst ADC.
GAIN MATCHING
Expressed in %FSR. Computed using the following equation:
%
100
*
2
min
max
min
max
+
=
FSR
FSR
FSR
FSR
ng
GainMatchi
where FSR
max
is the most positive gain error of the ADCs and
FSR
min
is the most negative gain error of the ADCs.
HARMONIC DISTORTION, SECOND
The ratio of the rms signal amplitude to the rms value of the
second harmonic component, reported in dBc.
HARMONIC DISTORTION, THIRD
The ratio of the rms signal amplitude to the rms value of the third
harmonic component, reported in dBc.
INTEGRAL NONLINEARITY
The deviation of the transfer function from a reference line
measured in fractions of 1 LSB using a “best straight line”
determined by a least square curve fit.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD9235 | 12-Bit, 20/40/65 MSPS 3 V A/D Converter |
| AD9235BCP-20 | 12-Bit, 20/40/65 MSPS 3 V A/D Converter |
| AD9235BCP-40 | 12-Bit, 20/40/65 MSPS 3 V A/D Converter |
| AD9235BCP-65 | 12-Bit, 20/40/65 MSPS 3 V A/D Converter |
| AD9235BRU-20 | 12-Bit, 20/40/65 MSPS 3 V A/D Converter |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9229/PCB | 制造商:AD 制造商全稱:Analog Devices 功能描述:Quad 12-Bit, 50/65 MSPS Serial LVDS 3V A/D Converter |
| AD9229-65EB | 制造商:Analog Devices 功能描述:12 BIT 50/65 MSPS ADC EVAL BOARD - Trays 制造商:Analog Devices 功能描述:EVALUATION CARD ((NS)) |
| AD9229-65EB1 | 制造商:AD 制造商全稱:Analog Devices 功能描述:High Speed ADC USB FIFO Evaluation Kit |
| AD9229-65EBZ | 制造商:Analog Devices 功能描述:QUAD, 12-BIT, 50/65 MSPS, SERL, LVDS, 3V A/D CNVRTR - Bulk |
| AD9229ABCPZ-50 | 功能描述:IC ADC 12BIT SRL 50MSPS 48LFCSP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 其它有關(guān)文件:TSA1204 View All Specifications 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):12 采樣率（每秒）:20M 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:2 功率耗散（最大）:155mW 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-TQFP 供應(yīng)商設(shè)備封裝:48-TQFP（7x7） 包裝:Digi-Reel® 輸入數(shù)目和類型:4 個單端，單極；2 個差分，單極 產(chǎn)品目錄頁面:1156 (CN2011-ZH PDF) 其它名稱:497-5435-6 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。