參數(shù)資料
型號(hào)： AD9221ARZ
廠商： Analog Devices Inc
文件頁(yè)數(shù)： 15/32頁(yè)
文件大?。?/td> 0K
描述： IC ADC 12BIT 1.5MSPS 28SOIC
標(biāo)準(zhǔn)包裝： 27
位數(shù)： 12
采樣率（每秒）： 1.5M
數(shù)據(jù)接口： 并聯(lián)
轉(zhuǎn)換器數(shù)目： 7
功率耗散（最大）： 70mW
電壓電源： 單電源
工作溫度： -40°C ~ 85°C
安裝類(lèi)型： 表面貼裝
封裝/外殼： 28-SOIC（0.295"，7.50mm 寬）
供應(yīng)商設(shè)備封裝： 28-SOIC W
包裝： 管件
輸入數(shù)目和類(lèi)型： 2 個(gè)單端，單極；1 個(gè)差分，單極
REV. E
–22–
AD9221/AD9223/AD9220
CLOCK FREQUENCY – MHz
300
240
12
POWER
–
mW
10
280
260
INPUT = 5V p-p
INPUT = 2V p-p
220
200
8
6
4
2
014
Figure 29c. AD9220 Power Consumption vs. Clock
Frequency
GROUNDING AND DECOUPLING
Analog and Digital Grounding
Proper grounding is essential in any high speed, high resolution
system. Multilayer printed circuit boards (PCBs) are recom-
mended to provide optimal grounding and power schemes. The
use of ground and power planes offers distinct advantages:
1. The minimization of the loop area encompassed by a signal
and its return path.
2. The minimization of the impedance associated with ground
and power paths.
3. The inherent distributed capacitor formed by the power
plane, PCB insulation, and ground plane.
These characteristics result in both a reduction of electro-
magnetic interference (EMI) and an overall improvement in
performance.
It is important to design a layout that prevents noise from cou-
pling onto the input signal. Digital signals should not be run in
parallel with input signal traces and should be routed away from
the input circuitry. While the AD9221/AD9223/AD9220 features
separate analog and digital ground pins, it should be treated as
an analog component. The AVSS and DVSS pins must be joined
together directly under the AD9221/AD9223/AD9220. A solid
ground plane under the A/D is acceptable if the power and
ground return currents are managed carefully. Alternatively,
the ground plane under the A/D may contain serrations to steer
currents in predictable directions where cross-coupling between
analog and digital would otherwise be unavoidable. The AD9221/
AD9223/AD9220/EB ground layout, shown in Figure 39, depicts
the serrated type of arrangement. The analog and digital grounds
are connected by a jumper below the A/D.
Analog and Digital Supply Decoupling
The AD9221/AD9223/AD9220 features separate analog and
digital supply and ground pins, helping to minimize digital
corruption of sensitive analog signals. In general, AVDD, the
analog supply, should be decoupled to AVSS, the analog
common, as close to the chip as physically possible. Figure 30
shows the recommended decoupling for the analog supplies;
0.1
F ceramic chip capacitors should provide adequately low
impedance over a wide frequency range. Note that the
AVDD and AVSS pins are co-located on the AD9221/
AD9223/AD9220 to simplify the layout of the decoupling
capacitors and provide the shortest possible PCB trace
lengths. The AD9221/AD9223/AD9220/EB power plane
layout, shown in Figure 40 depicts a typical arrangement
using a multilayer PCB.
0.1 F
AVDD
AVSS
26
AD9221/
AD9223/
AD9220
25
0.1 F
AVDD
AVSS
15
16
Figure 30. Analog Supply Decoupling
The CML is an internal analog bias point used internally by the
AD9221/AD9223/AD9220. This pin must be decoupled with at
least a 0.1
F capacitor as shown in Figure 31. The dc level of
CML is approximately AVDD/2. This voltage should be buff-
ered if it is to be used for any external biasing.
0.1 F
CML
AD9221/
AD9223/
AD9220
22
Figure 31. CML Decoupling
The digital activity on the AD9221/AD9223/AD9220 chip falls
into two general categories: correction logic and output drivers.
The internal correction logic draws relatively small surges of
current, mainly during the clock transitions. The output drivers
draw large current impulses while the output bits are changing.
The size and duration of these currents are a function of the
load on the output bits: large capacitive loads are to be avoided.
Note, the internal correction logic of the AD9221, AD9223,
and AD9220 is referenced to AVDD while the output drivers
are referenced to DVDD.
The decoupling shown in Figure 32, a 0.1
F ceramic chip
capacitor, is appropriate for a reasonable capacitive load on
the digital outputs (typically 20 pF on each pin). Applications
involving greater digital loads should consider increasing the
digital decoupling proportionally, and/or using external buff-
ers/latches.
0.1 F
DVDD
DVSS
28
AD9221/
AD9223/
AD9220
27
Figure 32. Digital Supply Decoupling
A complete decoupling scheme will also include large tantalum
or electrolytic capacitors on the PCB to reduce low frequency
ripple to negligible levels. Refer to the AD9221/AD9223/
AD9220/EB schematic and layouts in Figures 36 to 42 for more
information regarding the placement of decoupling capacitors.
相關(guān)PDF資料
PDF描述
AD7666ASTZ IC ADC 16BIT UNIPOLAR 48LQFP
ISL3153EIBZ-T7A IC LINEAR
AD7714YNZ IC ADC 24BIT SIGMA-DELTA 24-DIP
AD7894ARZ-2 IC ADC 14BIT SRL T/H LP 8SOIC
VI-B42-MW CONVERTER MOD DC/DC 15V 100W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9221ARZ-REEL 功能描述:IC ADC 12BIT 1.5MSPS 28SOIC RoHS:是 類(lèi)別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):12 采樣率（每秒）:300k 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:75mW 電壓電源:單電源 工作溫度:0°C ~ 70°C 安裝類(lèi)型:表面貼裝 封裝/外殼:24-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:24-SOIC 包裝:帶卷 (TR) 輸入數(shù)目和類(lèi)型:1 個(gè)單端，單極；1 個(gè)單端，雙極
AD9221-EB 制造商:Analog Devices 功能描述: 制造商:Analog Devices 功能描述:EVAL KIT FOR COMPLETE 12-BIT 1.5/3.0/10.0MSPS MONOLITHIC A/D - Bulk
AD9222 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:Octal, 12-Bit, 40/50 MSPS Serial LVDS 1.8 V A/D Converter
AD9222-50EBZ 制造商:Analog Devices 功能描述:EVAL BD FOR AD9222 - Bulk
AD9222-65EB 制造商:Analog Devices 功能描述:
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*