
T est
Level
AD9020JE /JZ
T yp
AD9020KE /KZ
Min
T yp
Parameter (Conditions)
T emp
Min
Max
Max
Units
DYNAMIC PERFORMANCE
(continued)
Harmonic Distortion
f
IN
= 2.3 MHz
f
IN
= 10.3 MHz
f
IN
= 15.3 MHz
T wo-T one Intermodulation
Distortion Rejection
7
Differential Phase
Differential Gain
ENCODE INPUT
Logic “1” Voltage
Logic “0” Voltage
Logic “1” Current
Logic “0” Current
Input Capacitance
Pulse Width (High)
Pulse Width (Low)
DIGIT AL OUT PUT S
Logic “1” Voltage (I
OH
= 2 mA)
Logic “0” Voltage (I
OL
= 6 mA)
POWER SUPPLY
+V
S
Supply Current
+25
°
C
+25
°
C
+25
°
C
I
I
I
61
55
49
67
59
53
61
55
49
67
59
53
dBc
dBc
dBc
°
C
+25
°
C
+25
°
C
V
V
V
70
0.5
1
70
0.5
1
dBc
Degree
%
Full
Full
Full
Full
+25
°
C
+25
°
C
+25
°
C
VI
VI
VI
VI
V
I
I
2.0
2.0
V
V
μ
A
μ
A
pF
ns
ns
0.8
20
800
0.8
20
800
5
5
6
6
6
6
Full
Full
VI
VI
2.4
2.4
V
V
0.4
+25
°
C
Full
+25
°
C
Full
+25
°
C
Full
I
VI
I
VI
I
VI
440
530
542
170
177
3.3
3.4
530
542
170
177
3.3
3.4
mA
mA
mA
mA
W
W
–V
S
Supply Current
140
140
Power Dissipation
2.8
2.8
Power Supply Rejection
Ratio (PSRR)
8
Full
VI
6
10
6
10
mV/V
NOT ES
1
Absolute maximum ratings are limiting values to be applied individually, and beyond which the service ability of the circuit may be impaired. Functional operability is
not necessarily implied. Exposure to absolute maximum rating conditions for an extended period of time may affect device reliability.
2
T ypical thermal impedances (part soldered onto board): 68-pin leaded ceramic chip carrier:
θ
= 1
°
C/W;
θ
= 17
°
C/W (no air flow);
θ
JA
= 15
°
C/W
(air flow = 500 LFM). 68-pin ceramic LCC:
θ
= 2.6
°
C/W;
θ
= 15
°
C/W (no air flow);
θ
= 13
°
C/W (air flow = 500 LFM).
3
3/4
, 1/2
, and 1/4
reference ladder taps are driven from dc sources at +0.875 V, 0 V, and –0.875 V, respectively. Accuracy of the overflow comparator is not
tested and not included in linearity specifications.
4
Measured with ANALOG IN = +V
.
5
Output delay measured as worst-case time from 50% point of the rising edge of ENCODE to 50% point of the slowest rising or falling edge of D
0
–D
9
. Output skew
measured as worst-case difference in output delay among D
–D
.
6
RMS signal to rms noise with analog input signal 1 dB below full scale at specified frequency.
7
Intermodulation measured with analog input frequencies of 2.3 MHz and 3.0 MHz at 7 dB below full scale.
8
Measured as the ratio of the worst-case change in transition voltage of a single comparator for a 5% change in +V
S
or –V
S
.
Specifications subject to change without notice.
REV. A
–3–
AD9020