
REV. C
AD8400/AD8402/AD8403
–8–
AD8400 PIN FUNCTION DESCRIPTIONS
Pin
Name
Description
1
2
3
B1
GND
CS
Terminal B RDAC
Ground
Chip Select Input, Active Low. When
CS
returns high, data in the serial input register
is loaded into the DAC register.
Serial Data Input
Serial Clock Input, Positive Edge Triggered.
Positive power supply, specified for operation
at both 3 V and 5 V.
Wiper RDAC, Addr = 00
2
Terminal A RDAC
4
5
6
SDI
CLK
V
DD
7
8
W1
A1
AD8402 PIN FUNCTION DESCRIPTIONS
Pin
Name
Description
1
2
3
4
5
6
AGND
B2
A2
W2
DGND
SHDN
Analog Ground
*
Terminal B RDAC #2
Terminal A RDAC #2
Wiper RDAC #2, Addr = 01
2
.
Digital Ground
*
Terminal A Open Circuit. Shutdown controls
Variable Resistors #1 and #2.
Chip Select Input, Active Low. When
CS
returns high, data in the serial input register is
decoded based on the address bits and loaded
into the target DAC register.
Serial Data Input
Serial Clock Input, Positive Edge Triggered.
Active low reset to midscale; sets RDAC
registers to 80
H
.
Positive power supply, specified for operation
at both 3 V and 5 V.
Wiper RDAC #1, Addr = 00
2
.
Terminal A RDAC #1
Terminal B RDAC #1
7
CS
8
9
10
SDI
CLK
RS
11
V
DD
12
13
14
W1
A1
B1
*
All AGNDs must be connected to DGND.
AD8403 PIN FUNCTION DESCRIPTIONS
Pin
Name
Description
1
2
3
4
5
6
7
8
9
10
AGND2
B2
A2
W2
AGND4
B4
A4
W4
DGND
SHDN
Analog Ground #2
*
Terminal B RDAC #2
Terminal A RDAC #2
Wiper RDAC #2, Addr = 01
2
.
Analog Ground #4
*
Terminal B RDAC #4
Terminal A RDAC #4
Wiper RDAC #4, Addr = 11
2
.
Digital Ground
*
Active Low Input. Terminal A open circuit.
Shutdown controls Variable Resistors #1
through #4.
Chip Select Input, Active Low. When
CS
returns high, data in the serial input register
is decoded based on the address bits and
loaded into the target DAC register.
Serial Data Input
Serial Data Output, Open Drain transistor
requires pull-up resistor.
Serial Clock Input, Positive Edge Triggered
Active Low reset to midscale; sets RDAC
registers to 80
H
.
Positive power supply, specified for
operation at both 3 V and 5 V.
Analog Ground #3
*
Wiper RDAC #3, Addr = 10
2
Terminal A RDAC #3
Terminal B RDAC #3
Analog Ground #1
*
Wiper RDAC #1, Addr = 00
2
Terminal A RDAC #1
Terminal B RDAC #1
11
CS
12
13
SDI
SDO
14
15
CLK
RS
16
V
DD
17
18
19
20
21
22
23
24
AGND3
W3
A3
B3
AGND1
W1
A1
B1
*
All AGNDs must be connected to DGND.
PIN CONFIGURATIONS
1
2
3
4
8
7
6
5
TOP VIEW
(Not to Scale)
AD8400
B1
CLK
V
DD
W1
A1
GND
CS
SDI
14
13
12
11
10
9
8
1
2
3
4
7
6
5
TOP VIEW
(Not to Scale)
AGND
V
DD
RS
W1
A1
B1
B2
A2
W2
AD8402
SDI
CLK
DGND
SHDN
CS
13
16
15
14
24
23
22
21
20
19
18
17
TOP VIEW
(Not to Scale)
12
11
10
9
8
1
2
3
4
7
6
5
AD8403
AGND2
AGND1
W1
A1
B1
B2
A2
W2
W3
A3
B3
AGND4
B4
A4
W4
DGND
SHDN
RS
V
DD
AGND3
CS
SDI
CLK
SDO