- 您現(xiàn)在的位置：買賣IC網 > PDF目錄10572 > AD8328ARQ (Analog Devices Inc)IC LINE DRIVE CABLE 5V 20-QSOP PDF資料下載
參數(shù)資料
| 型號： | AD8328ARQ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 18/20頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC LINE DRIVE CABLE 5V 20-QSOP |
| 產品變化通告： | AD8328 Discontinuation 02/Mar/2012 |
| 標準包裝： | 56 |
| 類型： | 線路驅動器，發(fā)射器 |
| 應用： | 調制解調器，機頂盒 |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 20-SSOP（0.154"，3.90mm 寬） |
| 供應商設備封裝： | 20-QSOP |
| 包裝： | 管件 |
AD8328
Rev. A | Page 7 of 20
PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS
TOP VIEW
(Not to Scale)
20
19
18
17
16
15
14
13
12
11
1
2
3
4
5
6
7
8
9
10
AD8328
TXEN
SDATA
VCC
CLK
VIN+
SLEEP
BYP
NC
VOUT+
NC = NO CONNECT
GND
VIN–
GND
RAMP
VOUT–
GND
VCC
DATEN
GND
03
15
8-
0
05
Figure 5. 20-Lead QSOP Pin Configuration
TOP VIEW
(Not to Scale)
AD8328
1
2
3
4
5
15
14
13
12
11
16
17
20 19 18
67
8
9 10
GND
VIN+
VIN–
GN
D
GN
D
V
CC
V
CC
TX
E
N
GN
D
SL
EEP
DA
T
E
N
S
DAT
A
CL
K
RAMP
VOUT+
VOUT–
BYP
NC
03
15
8-
00
6
Figure 6. 20-Lead LFCSP Pin Configuration
Table 5. 20-Lead QSOP and 20-Lead LFCSP Pin Function Descriptions
Pin No.
20-Lead
QSOP
Pin No.
20-Lead
LFCSP
Mnemonic
Description
1, 3, 4, 7,
11, 20
1, 2, 5, 9,
18, 19
GND
Common External Ground Reference.
2, 19
17, 20
VCC
Common Positive External Supply Voltage. A 0.1 μF capacitor must decouple each pin.
5
3
VIN+
Noninverting Input. DC-biased to approximately VCC/2. Should be ac-coupled with a 0.1 μF capacitor.
6
4
VIN
Inverting Input. DC-biased to approximately VCC/2. Should be ac-coupled with a 0.1 μF capacitor.
8
6
DATEN
Data Enable Low Input. This port controls the 8-bit parallel data latch and shift register.
A Logic 0-to-Logic 1 transition transfers the latched data to the attenuator core (updates the gain)
and simultaneously inhibits serial data transfer into the register.
A Logic 1-to-Logic 0 transition inhibits the data latch (holds the previous gain state) and
simultaneously enables the register for serial data load.
9
7
SDATA
Serial Data Input. This digital input allows an 8-bit serial (gain) word to be loaded into the
internal register with the most significant bit (MSB) first.
10
8
CLK
Clock Input. The clock port controls the serial attenuator data transfer rate to the 8-bit
master-slave register.
A Logic 0-to-Logic 1 transition latches the data bit, and a Logic 1-to-Logic 0 transfers the data bit
to the slave. This requires the input serial data-word to be valid at or before this clock transition.
12
10
SLEEP
Low Power Sleep Mode. In the sleep mode, the AD8328’s supply current is reduced to 20 μA.
A Logic 0 powers down the part (high ZOUT state), and a Logic 1 powers up the part.
13
11
NC
No Connect.
14
12
BYP
Internal Bypass. This pin must be externally ac-coupled (0.1 μF capacitor).
15
13
VOUT
Negative Output Signal
16
14
VOUT+
Positive Output Signal
17
15
RAMP
External RAMP Capacitor (Optional)
18
16
TXEN
Logic 0 Disables Forward Transmission. Logic 1 enables forward transmission.
相關PDF資料 |
PDF描述 |
|---|---|
| MAX11615EEE+ | IC ADC SERIAL 12BIT 8CH 16-QSOP |
| AD8328ACPZ | IC LINE DRIVE CABLE 5V 20-LFCSP |
| AD8321ARZ-REEL | IC LINE DVR CATV 20-SOIC T/R |
| MAX11614EEE+ | IC ADC SERIAL 12BIT 8CH 16-QSOP |
| MAX11210EEE+ | IC ADC 24BIT SPI/SRL 5SPS 16QSOP |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| AD8328ARQ-EVAL | 制造商:AD 制造商全稱:Analog Devices 功能描述:5 V Upstream Cable Line Driver |
| AD8328ARQ-REEL | 制造商:Analog Devices 功能描述:SP Amp Line Driver Amp Single 5.25V 20-Pin QSOP T/R |
| AD8328ARQZ | 功能描述:IC LINE DRIVE CABLE 5V 20-QSOP RoHS:是 類別:集成電路 (IC) >> 線性 - 視頻處理 系列:- 產品變化通告:Product Discontinuation 07/Mar/2011 標準包裝:3,000 系列:OMNITUNE™ 類型:調諧器 應用:移動電話，手機，視頻顯示器 安裝類型:表面貼裝 封裝/外殼:65-WFBGA 供應商設備封裝:PG-WFSGA-65 包裝:帶卷 (TR) 其它名稱:SP000365064 |
| AD8328ARQZ-REEL | 制造商:Analog Devices 功能描述:SP Amp Line Driver Amp Single 5.25V 20-Pin QSOP T/R 制造商:Rochester Electronics LLC 功能描述:QSOP LOW COST +5V CABLE LINE DRIVER - Tape and Reel 制造商:Analog Devices 功能描述:IC,Digitally Controlled Gain Amplifier,SINGLE,SSOP,20PIN,PLASTIC |
| AD8330 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Low Cost, DC to 150 MHz Variable Gain Amplifier |
發(fā)布緊急采購，3分鐘左右您將得到回復。