- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄375242 > AD8153ACPZ (ANALOG DEVICES INC) 3.2 Gbps Single Buffered Mux/Demux Switch PDF資料下載
參數(shù)資料
| 型號： | AD8153ACPZ |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | 數(shù)字傳輸電路 |
| 英文描述： | 3.2 Gbps Single Buffered Mux/Demux Switch |
| 中文描述： | MUX/DEMUX, QCC32 |
| 封裝： | 5 X 5 MM, ROHS COMPLIANT, MO-220VHHD-2, LFCSP-32 |
| 文件頁數(shù)： | 15/24頁 |
| 文件大小： | 587K |
| 代理商： | AD8153ACPZ |
AD8153
I
2
C SERIAL CONTROL INTERFACE
REGISTER SET
The AD8153 can be controlled in one of three modes: pin
mode, serial mode, and mixed mode. In pin mode, the AD8153
control is derived from the package pins, whereas in serial
mode a set of internal registers controls the AD8153. There is
also a mixed mode where switching is controlled via external
pins, and equalization and pre-emphasis are controlled via the
internal registers. The methods for writing data to and reading
data from the AD8153 are described in the I
2
C Data Write
section and the I
2
C Data Read section.
The mode is controlled via the MODE pin. To set the part in
pin mode, MODE should be driven low to VEE. When MODE
is driven high to VCC, the part is set to serial or mixed mode.
In pin mode, all controls are derived from the external pins. In
serial mode, each channel’s equalization and pre-emphasis are
controlled only through the registers, as described in Table 8.
Additionally, further functionality is available in serial mode as
each channel’s output can be enabled/disabled with the Output
Enable control bits, which is not possible in pin mode. To
change the switching in the AD8153 to serial mode, the mask
bits (Register 0x00) must be set to 1 by writing the value 0x1F to
this register, as explained in the following sections. Once all the
mask bits are set to 1, switching is controlled via the LB_A,
LB_B, LB_C, SEL, and BICAST bits in the register set.
In mixed mode, each channel’s equalization and pre-emphasis
are controlled through the registers as described above. The
switching, however, can be controlled using either the external
Rev. 0 | Page 15 of 24
pins or the internal register set. The source of the control is
selected using the mask bits (Register 0x00). If a mask bit is set
to 0, the external pin acts as the source for that specific control.
If a mask bit is set to 1, the associated internal register acts as
the source for that specific control. As an example, if Register 0x00
were set to the value 0x0C, the SEL and LB_C controls would
come from the internal register set (Bit 0 of Register 0x04 and Bit
3 of Register 0x03, respectively), and the BICAST, LB_A, and
LB_B controls would come from the external pins.
GENERAL FUNCTIONALITY
The AD8153 register set is controlled through a 2-wire I
2
C
interface. The AD8153 acts only as an I
2
C slave device. Therefore,
the I
2
C bus in the system needs to include an I
2
C master to
configure the AD8153 and other I
2
C devices that may be on the
bus. When the MODE pin is set to a Logic 1, data transfers are
controlled through the use of the two I
2
C wires: the input clock
pin, SCL, and the bidirectional data pin, SDA.
The AD8153 I
2
C interface can be run in the standard (100 kHz)
and fast (400 kHz) modes. The SDA line only changes value
when the SCL pin is low with two exceptions. To indicate the
beginning or continuation of a transfer, the SDA pin is driven
low while the SCL pin is high, and to indicate the end of a
transfer, the SDA line is driven high while the SCL line is high.
Therefore, it is important to control the SCL clock to only
toggle when the SDA line is stable unless indicating a start,
repeated start, or stop condition.
Table 8. Register Map
Address
00000000
(0x00)
00000001
(0x01)
00000010
(0x02)
00000011
(0x03)
0000100
(0x04)
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
Default
00000000
(0x00)
00000000
(0x00)
00000000
(0x00)
00000000
(0x00)
00000000
(0x00)
BICAST MASK
SEL MASK
LB_C MASK
LB_B MASK
LB_A MASK
OUTPUT DISABLE A
LB_A
EQ_A
PE_A [1]
PE_A [0]
OUTPUT DISABLE B
LB_B
EQ_B
PE_B [1]
PE_B [0]
OUTPUT DISABLE C
LB_C
EQ_C
PE_C [1]
PE_C [0]
BICAST
SEL
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD8153ACPZ-RL7 | 3.2 Gbps Single Buffered Mux/Demux Switch |
| AD8153-EVALZ | 3.2 Gbps Single Buffered Mux/Demux Switch |
| AD8159 | 3.2 Gbps Quad Buffer Mux/Demux |
| AD8159ASVZ | 3.2 Gbps Quad Buffer Mux/Demux |
| AD8159-EVAL-AC | 3.2 Gbps Quad Buffer Mux/Demux |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD8153ACPZ-RL7 | 功能描述:IC SW MUX/DEMUX SGL BUFF 32LFCSP RoHS:是 類別:集成電路 (IC) >> 接口 - 專用 系列:XStream™ 特色產(chǎn)品:NXP - I2C Interface 標(biāo)準(zhǔn)包裝:1 系列:- 應(yīng)用:2 通道 I²C 多路復(fù)用器 接口:I²C，SM 總線 電源電壓:2.3 V ~ 5.5 V 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:剪切帶 (CT) 安裝類型:表面貼裝 產(chǎn)品目錄頁面:825 (CN2011-ZH PDF) 其它名稱:568-1854-1 |
| AD8153-EVALZ | 功能描述:BOARD EVALUATION FOR AD8153 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估演示板和套件 系列:XStream™ 標(biāo)準(zhǔn)包裝:1 系列:PCI Express® (PCIe) 主要目的:接口，收發(fā)器，PCI Express 嵌入式:- 已用 IC / 零件:DS80PCI800 主要屬性:- 次要屬性:- 已供物品:板 |
| AD8153XCPZ | 制造商:Analog Devices 功能描述:SINGLE-LANE 3.2GBPS 2:1 MUX / 1:2 DEMUX SWITCH 32-PIN LFCSP - Bulk |
| AD8155 | 制造商:AD 制造商全稱:Analog Devices 功能描述:6.5 Gbps Dual Buffer Mux/Demux |
| AD8155ACPZ | 功能描述:IC MUX/DEMUX DUAL BUFFER 64LFCSP RoHS:是 類別:集成電路 (IC) >> 接口 - 模擬開關(guān)，多路復(fù)用器，多路分解器 系列:XStream™ 其它有關(guān)文件:STG4159 View All Specifications 標(biāo)準(zhǔn)包裝:5,000 系列:- 功能:開關(guān) 電路:1 x SPDT 導(dǎo)通狀態(tài)電阻:300 毫歐 電壓電源:雙電源 電壓 - 電源，單路/雙路(±):±1.65 V ~ 4.8 V 電流 - 電源:50nA 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:7-WFBGA，F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:7-覆晶 包裝:帶卷 (TR) |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。