- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄10001 > AD808-622BRZ (Analog Devices Inc)IC RECEIVER FIBER OPTIC 16SOIC PDF資料下載
參數(shù)資料
| 型號(hào)： | AD808-622BRZ |
| 廠商： | Analog Devices Inc |
| 文件頁(yè)數(shù)： | 8/12頁(yè) |
| 文件大小： | 0K |
| 描述： | IC RECEIVER FIBER OPTIC 16SOIC |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 類型： | 接收器 |
| 電源電壓： | 4.5 V ~ 5.5 V |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 16-SOIC（0.154"，3.90mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 16-SOIC |
| 包裝： | 管件 |
AD808
REV. 0
–5–
Damping Factor,
ζ
Damping factor,
ζ describes the compensation of the second
order PLL. A larger value of
ζ corresponds to more damping
and less peaking in the jitter transfer function.
Acquisition Time
This is the transient time, measured in bit periods, required for
the AD808 to lock onto input data from its free-running state.
Symmetry—Recovered Clock Duty Cycle
Symmetry is calculated as (100
× on time)/period, where on
time equals the time that the clock signal is greater than the
midpoint between its “0” level and its “1” level.
BINARY
OUTPUT
SCOPE
PROBE
AD808 QUANTIZER
VCM
4mVp-p
INPUT
a. Single-Ended Input Application
BINARY
OUTPUT
SCOPE
PROBE
AD808 QUANTIZER
VCM
2mVp-p
+INPUT
–INPUT
b. Differential Input Application
Figure 3. (a–b) Single-Ended and Differential Input
Applications
500
5k
AVEE
AVCC
OUT
PIN
NIN
a. Quantizer Differential Input Stage
6k
THRADJ
AVEE
80k
1.2V +VBE
b. Threshold Adjust
30
VCC1
SDOUT
VEE
IOL
IOH
30
c. Signal Detect Output (SDOUT)
140
VCC2
DIFFERENTIAL
OUTPUT
VEE
7.8mA
d. PLL Differential Output Stage—DATAOUT(N),
CLKOUT(N)
Figure 4. (a–d) Simplified Schematics
The AD808 has internal circuits to set the common-mode volt-
age at the quantizer inputs PIN (Pin 13) and NIN (Pin 12) as
shown in Figure 4a. This allows very simple capacitive coupling
of the signal from the preamp in the AD808 as shown in Figure
3. The internal common-mode potential is a diode drop (ap-
proximately 0.8 V) below the positive supply as shown in Figure
4a. Since the common mode is referred to the positive supply, it
is useful to bypass the common mode of the preamp to the
positive supply as well, if this is an option. Note, it is not neces-
sary to use capacitive coupling of the input signal with the
AD808. Figure 14 shows the input common-mode voltage can
be externally set.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IDT72V3644L10PF8 | IC FIFO 2048X36 10NS 128QFP |
| MS27499E12F8PB | CONN RCPT 8POS BOX MNT W/PINS |
| AD807A-155BRZ | IC RECEIVER FIBER OPTIC 16SOIC |
| VI-B6P-MX-B1 | CONVERTER MOD DC/DC 13.8V 75W |
| VE-B5D-MY | CONVERTER MOD DC/DC 85V 50W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD808-622BRZRL7 | 功能描述:IC RECEIVER FIBER OPTIC 16SOIC RoHS:是 類別:集成電路 (IC) >> 接口 - 驅(qū)動(dòng)器，接收器，收發(fā)器 系列:- 標(biāo)準(zhǔn)包裝:250 系列:- 類型:收發(fā)器 驅(qū)動(dòng)器/接收器數(shù):2/2 規(guī)程:RS232 電源電壓:3 V ~ 5.5 V 安裝類型:表面貼裝 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:帶卷 (TR) |
| AD808ACHIPS | 功能描述:Receiver Die 制造商:analog devices inc. 系列:- 包裝:- 零件狀態(tài):上次購(gòu)買時(shí)間 類型:接收器 協(xié)議:- 驅(qū)動(dòng)器/接收器數(shù):- 雙工:- 接收器滯后:- 數(shù)據(jù)速率:- 電壓 - 電源:4.5 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:- 供應(yīng)商器件封裝:模具 標(biāo)準(zhǔn)包裝:1 |
| AD8091AR | 制造商:Analog Devices 功能描述:OP Amp Single GP R-R O/P 制造商:Rochester Electronics LLC 功能描述:LOW COST RAIL TO RAIL OUT AMPLIFIER - Bulk 制造商:Analog Devices 功能描述:IC SM AMP HIGH SPEED RRO/P |
| AD8091AR-EBZ | 功能描述:BOARD EVAL FOR AD8091AR RoHS:是 類別:編程器，開(kāi)發(fā)系統(tǒng) >> 評(píng)估板 - 運(yùn)算放大器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- |
| AD8091AR-REEL | 制造商:Analog Devices 功能描述:OP Amp Single GP R-R O/P 制造商:Rochester Electronics LLC 功能描述:LOW COST RAIL-TO-RAIL OUTPUT AMPLIFIER - Tape and Reel |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。