- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373935 > AD8079 (Analog Devices, Inc.) Dual Low Power,High Speed, Gain = +2.0 & +2.2 Buffer(低功耗，高速，增益為2.0到2.2的雙緩沖器放大器) PDF資料下載
參數(shù)資料
| 型號： | AD8079 |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | Dual Low Power,High Speed, Gain = +2.0 & +2.2 Buffer(低功耗，高速，增益為2.0到2.2的雙緩沖器放大器) |
| 中文描述： | 雙低功耗，高速，增益\u003d 2.0 |
| 文件頁數(shù)： | 7/12頁 |
| 文件大?。?/td> | 176K |
| 代理商： | AD8079 |
9
REV. A
AD8079
–7–
R
FREQUENCY – Hz
10k
1G
100k
1M
10M
100M
100
10
1
0.1
0.01
V
S
=
±
5.0V
POWER = 0dBm
(223.6mV rms)
R
bT
= 50
R
bT
= 0
Figure 21. Output Resistance vs. Frequency
–44.0
–66.5
125
–61.5
–64.0
–35
–55
–59.0
–56.5
–54.0
–51.5
–49.0
–46.5
105
85
65
45
25
5
–15
JUNCTION TEMPERATURE –
°
C
P
–69.0
–PSRR
+PSRR
2V SPAN
CURVES ARE FOR WORST
CASE CONDITION WHERE
ONE SUPPLY IS VARIED
WHILE THE OTHER IS
HELD CONSTANT.
Figure 22. PSRR vs. Temperature
P
FREQUENCY – Hz
0
–4
–84
30k
500M
100k
1M
10M
100M
–14
–24
–64
–34
–44
–54
–74
V
IN
= 200mV
–PSRR
+PSRR
Figure 23. PSRR vs. Frequency
T HE ORY OF OPE RAT ION
T he AD8079, a dual current feedback amplifier, is internally
configured for a gain of either +2 (AD8079A) or +2.2
(AD8079B). T he internal gain-setting resistors effectively elimi-
nate any parasitic capacitance associated with the inverting in-
put pin, accounting for the AD8079’s excellent gain flatness
response. T he carefully chosen pinout greatly reduces the cross-
talk between each amplifier. Up to four back-terminated 75
video loads can be driven by each amplifier, with a typical dif-
ferential gain and phase performance of 0.01%/0.17
°
, respec-
tively. T he AD8079B, with a gain of +2.2, can be employed as a
single gain-trimming element in a video signal chain. Finally,
the AD8079A/B used in conjunction with our AD8116 cross-
point matrix, provides a complete turn-key solution to video
distribution.
Printed Circuit Board Layout Considerations
As to be expected for a wideband amplifier, PC board parasitics
can affect the overall closed-loop performance. If a ground
plane is to be used on the same side of the board as the signal
traces, a space (5 mm min) should be left around the signal lines
to minimize coupling. Line lengths on the order of less than
5 mm are recommended. If long runs of coaxial cable are being
driven, dispersion and loss must be considered.
Power Supply Bypassing
Adequate power supply bypassing can be critical when optimiz-
ing the performance of a high frequency circuit. Inductance in
the power supply leads can form resonant circuits that produce
peaking in the amplifier’s response. In addition, if large current
transients must be delivered to the load, then bypass capacitors
(typically greater than 1
μ
F) will be required to provide the best
settling time and lowest distortion. A parallel combination of
4.7
μ
F and 0.1
μ
F is recommended. Some brands of electrolytic
capacitors will require a small series damping resistor
≈
4.7
for optimum results.
DC E rrors and Noise
T here are three major noise and offset terms to consider in a
current feedback amplifier. For offset errors refer to the equa-
tion below. For noise error the terms are root-sum-squared to
give a net output error. In the circuit below (Figure 24) they are
input offset (V
IO
) which appears at the output multiplied by the
noise gain of the circuit (1 + R
F
/R
I
), noninverting input current
(I
BN
×
R
N
) also multiplied by the noise gain, and the inverting
input current, which when divided between R
F
and R
I
and sub-
sequently multiplied by the noise gain always appears at the out-
put as I
BN
×
R
F
. T he input voltage noise of the AD8079 is a low
2 nV/
√
Hz
. At low gains though the inverting input current noise
times R
F
is the dominant noise source. Careful layout and de-
vice matching contribute to better offset and drift specifications
for the AD8079 compared to many other current feedback am-
plifiers. T he typical performance curves in conjunction with the
equations below can be used to predict the performance of the
AD8079 in any application.
V
OUT
=
V
IO
×
1
+
R
F
R
I
±
I
BN
×
R
N
×
1
+
R
F
R
I
±
I
BI
×
R
F
where:
R
F
=
R
I
= 750
for AD8079A
R
F
= 750
,
R
I
= 625
for AD8079B
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD808-622BRRL7 | Ic = 500 mA; Package: PG-SOT223-4; Polarity: NPN; V<sub>CEO</sub> (max): 60.0 V; P<sub>tot</sub> (max): 2,000.0 mW; h<sub>FE</sub> (min): 100.0 - 250.0; I<sub>C</sub>: 1,000.0 mA; |
| AD808-622BR | Fiber Optic Receiver with Quantizer and Clock Recovery and Data Retiming |
| AD808-622BRRL | Fiber Optic Receiver with Quantizer and Clock Recovery and Data Retiming |
| AD808 | Fiber Optic Receiver with Quantizer and Clock Recovery and Data Retiming(具有量化器和時鐘恢復(fù)和數(shù)據(jù)再定時功能的光纖接收器) |
| AD8091ART-R2 | Low Cost, High Speed Rail-to-Rail Amplifiers |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD8079AR | 功能描述:IC AMP BUF DUAL LP LDIST 8SOIC RoHS:否 類別:集成電路 (IC) >> Linear - Amplifiers - Instrumentation 系列:- 標準包裝:2,500 系列:Excalibur™ 放大器類型:J-FET 電路數(shù):1 輸出類型:- 轉(zhuǎn)換速率:45 V/µs 增益帶寬積:10MHz -3db帶寬:- 電流 - 輸入偏壓:20pA 電壓 - 輸入偏移:490µV 電流 - 電源:1.7mA 電流 - 輸出 / 通道:48mA 電壓 - 電源，單路/雙路(±):4.5 V ~ 38 V，±2.25 V ~ 19 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:8-SOIC（0.154"，3.90mm 寬） 供應(yīng)商設(shè)備封裝:8-SOIC 包裝:帶卷 (TR) |
| AD8079AR-REEL | 制造商:Analog Devices 功能描述:OP Amp Dual Current Fdbk 制造商:Analog Devices 功能描述:OP Amp Dual Current Fdbk ±6V 8-Pin SOIC N T/R |
| AD8079AR-REEL7 | 制造商:Analog Devices 功能描述:OP Amp Dual Current Fdbk 制造商:Analog Devices 功能描述:OP Amp Dual Current Fdbk ±6V 8-Pin SOIC N T/R |
| AD8079ARZ | 功能描述:IC AMP BUF DUAL LP LDIST 8SOIC RoHS:是 類別:集成電路 (IC) >> Linear - Amplifiers - Instrumentation 系列:- 標準包裝:2,500 系列:- 放大器類型:通用 電路數(shù):4 輸出類型:- 轉(zhuǎn)換速率:0.6 V/µs 增益帶寬積:1MHz -3db帶寬:- 電流 - 輸入偏壓:45nA 電壓 - 輸入偏移:2000µV 電流 - 電源:1.4mA 電流 - 輸出 / 通道:40mA 電壓 - 電源，單路/雙路(±):3 V ~ 32 V，±1.5 V ~ 16 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:14-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:14-TSSOP 包裝:帶卷 (TR) 其它名稱:LM324ADTBR2G-NDLM324ADTBR2GOSTR |
| AD8079ARZ | 制造商:Analog Devices 功能描述:IC HIGH SPEED BUFFER DUAL 260MHZ SOIC8 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。