- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄16676 > AD8075Z-EVAL (Analog Devices Inc)BOARD EVAL FOR AD8075 PDF資料下載
參數(shù)資料
| 型號： | AD8075Z-EVAL |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 4/15頁 |
| 文件大小： | 0K |
| 描述： | BOARD EVAL FOR AD8075 |
| 應用說明： | Using the Active Filter Design Tool, AN-649 |
| 標準包裝： | 1 |
| 主要目的： | 視頻，放大器，三路 |
| 嵌入式： | 否 |
| 已用 IC / 零件： | AD8075 |
| 主要屬性： | 緩沖器，550MHz（200 mV），1350 V/us 轉(zhuǎn)換速率 |
| 次要屬性： | +/- 4.5 ~ 5.5 V，< 30 mA |
| 已供物品： | 板 |
| 相關產(chǎn)品： | AD8075ARUZ-REEL7-ND - IC TRPL VID BUFF 500MHZ 16-TSSOP AD8075ARUZ-REEL-ND - IC TRPL VID BUFF 500MHZ 16-TSSOP AD8075ARUZ-ND - IC TRPL VID BUFF 500MHZ 16-TSSOP |
AD8074/AD8075
–12–
Each of the six outputs has a 75
series resistor that is used to
reverse-terminate the output transmission line. The correspond-
ing outputs are then wired in parallel and delivered to the output
cable. The termination resistors in this position help to isolate
the off capacitance of the disabled device’s outputs from loading
the enabled device’s outputs. The gain-of-two of the AD8075
compensates for the signal halving that occurs as a result of the
output terminations.
A select signal is provided directly to the
OE of the second
AD8075 and an inverted version is used to drive the other device’s
OE. This will ensure that only one device is active at a time. Since
there is a total of 150
in series between any two outputs, it is
not essential to be overly concerned about the exact timing of
the making and breaking of the enable signals.
Additional inputs can easily be added to the circuit shown to
make wider multiplexers. The outputs of all of the devices will
be wired in parallel, and the logic must allow that only one output
be enabled at a time.
If it is desired to make a triple 3:1 multiplexer, a triple 2:1 mul-
tiplexer, like the AD8185 can be used along with the AD8075.
The same general guidelines for input and output treatment
should be followed and the logic must perform the proper function.
If it is desired to design such a multiplexer at unity gain, the
AD8074 should be used. For a triple 3:1 multiplexer, an
AD8183 (triple 2:1 mux) can be combined with an AD8074 to
provide this function.
Layout and Grounding
The AD8074 and AD8075 are extreme bandwidth, high-slew-rate
devices that are designed to drive up to the highest resolution
monitors and provide excellent resolution. To realize their full
performance potential, it is essential to adhere to the best prac-
tices of high-speed PCB layout.
A major area of focus should be the power distribution system.
There should be a full ground plane that provides the reference
and return paths for both the inputs and outputs. The ground
also provides isolation between the input signals to minimize the
crosstalk. This ground plane should cover as wide an area as
possible and be minimally interrupted in order to keep its
impedance to a minimum.
The power planes should also be as broad as possible to provide
minimal inductance, which is required for high-slew-rate sig-
nals. These power planes layers should be spaced closely to the
ground plane to increase the interplane capacitance between the
supplies and ground.
Each supply pin should be bypassed with a low inductance
0.1
F ceramic capacitance with minimal excess circuit length
to minimize the series impedance. A 25
F tantalum electro-
lytic capacitor will supply a charge reservoir for lower frequency,
high-amplitude transitions.
The input and output signals should be run as directly as pos-
sible in order to minimize the effects of parasitics. If they must
run over a longer distance of more than a few centimeters, con-
trolled impedance PCB traces should be used to minimize the
effect of reflections due to mismatches in impedance and the
proper termination should be provided.
To avoid excess crosstalk, the above recommendations should
be followed carefully. The power system and signal routing are
the most important aspects of preventing excess crosstalk.
Beyond these techniques, shielding can be provided by ground
traces between adjacent signals, especially those that travel
parallel over long distances.
Rev. B
相關PDF資料 |
PDF描述 |
|---|---|
| VE-BWN-EW | CONVERTER MOD DC/DC 18.5V 100W |
| MAX1531ETJ/V+ | IC PS CTRLR MULTI-OUTPUT 32WQFN |
| RNF-100-1-1/2-VT-SP | HEAT SHRINK TUBING |
| VE-BWN-EX | CONVERTER MOD DC/DC 18.5V 75W |
| RNF-100-1-1/2-OR-SP | HEAT SHRINK TUBING |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| AD8079AR | 功能描述:IC AMP BUF DUAL LP LDIST 8SOIC RoHS:否 類別:集成電路 (IC) >> Linear - Amplifiers - Instrumentation 系列:- 標準包裝:2,500 系列:Excalibur™ 放大器類型:J-FET 電路數(shù):1 輸出類型:- 轉(zhuǎn)換速率:45 V/µs 增益帶寬積:10MHz -3db帶寬:- 電流 - 輸入偏壓:20pA 電壓 - 輸入偏移:490µV 電流 - 電源:1.7mA 電流 - 輸出 / 通道:48mA 電壓 - 電源，單路/雙路(±):4.5 V ~ 38 V，±2.25 V ~ 19 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:8-SOIC（0.154"，3.90mm 寬） 供應商設備封裝:8-SOIC 包裝:帶卷 (TR) |
| AD8079AR-REEL | 制造商:Analog Devices 功能描述:OP Amp Dual Current Fdbk 制造商:Analog Devices 功能描述:OP Amp Dual Current Fdbk ±6V 8-Pin SOIC N T/R |
| AD8079AR-REEL7 | 制造商:Analog Devices 功能描述:OP Amp Dual Current Fdbk 制造商:Analog Devices 功能描述:OP Amp Dual Current Fdbk ±6V 8-Pin SOIC N T/R |
| AD8079ARZ | 功能描述:IC AMP BUF DUAL LP LDIST 8SOIC RoHS:是 類別:集成電路 (IC) >> Linear - Amplifiers - Instrumentation 系列:- 標準包裝:2,500 系列:- 放大器類型:通用 電路數(shù):4 輸出類型:- 轉(zhuǎn)換速率:0.6 V/µs 增益帶寬積:1MHz -3db帶寬:- 電流 - 輸入偏壓:45nA 電壓 - 輸入偏移:2000µV 電流 - 電源:1.4mA 電流 - 輸出 / 通道:40mA 電壓 - 電源，單路/雙路(±):3 V ~ 32 V，±1.5 V ~ 16 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:14-TSSOP（0.173"，4.40mm 寬） 供應商設備封裝:14-TSSOP 包裝:帶卷 (TR) 其它名稱:LM324ADTBR2G-NDLM324ADTBR2GOSTR |
| AD8079ARZ | 制造商:Analog Devices 功能描述:IC HIGH SPEED BUFFER DUAL 260MHZ SOIC8 |
發(fā)布緊急采購，3分鐘左右您將得到回復。