- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373880 > AD8038AR-REEL7 (ANALOG DEVICES INC) Low Power 350 MHz Voltage Feedback Amplifiers PDF資料下載
參數(shù)資料
| 型號(hào)： | AD8038AR-REEL7 |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | 運(yùn)動(dòng)控制電子 |
| 英文描述： | Low Power 350 MHz Voltage Feedback Amplifiers |
| 中文描述： | OP-AMP, 3000 uV OFFSET-MAX, PDSO8 |
| 封裝： | MS-012AA, SOIC-8 |
| 文件頁數(shù)： | 20/32頁 |
| 文件大?。?/td> | 860K |
| 代理商： | AD8038AR-REEL7 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁當(dāng)前第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁
AD5429/AD5439/AD5449
SERIAL INTERFACE
The AD5429/AD5439/AD5449 have an easy to use, 3-wire
interface that is compatible with SPI, QSPI, MICROWIRE, and
DSP interface standards. Data is written to the device in 16-bit
words. This 16-bit word consists of 4 control bits and either
8, 10, or 12 data bits, as shown in Figure 43, Figure 44, and
Figure 45.
Low Power Serial Interface
To minimize the power consumption of the device, the interface
powers up fully only when the device is being written to, that is,
on the falling edge of SYNC. The SCLK and DIN input buffers
are powered down on the rising edge of SYNC.
DAC Control Bits C3–C0
Control bits C3 to C0 allow control of various functions of
the DAC, as shown in Table 11. Default setting of the DAC at
power-on are as follows.
Rev. 0 | Page 20 of 32
Data is clocked into the shift register on falling clock edges;
daisy-chain mode is enabled. The device powers on with zero-
scale load to the DAC register and I
OUT
lines. The DAC control
bits allow the user to adjust certain features at power-on; for
example, daisy-chaining can be disabled if not in use, active
clock edge can be changed to rising edge, and DAC output can
be cleared to either zero scale or midscale. The user can also
initiate a readback of the DAC register contents for verification.
Control Register (Control Bits = 1101)
While maintaining software compatibility with the single-
channel current output DACs (AD5426/AD5432/AD5443),
these DACs also feature some additional interface functionality.
Set the control bits to 1101 to enter control register mode.
Figure 46 shows the contents of the control register. The
following sections describe the functions of the control register.
SDO Control (SDO1 and SDO2)
The SDO bits enable the user to control the SDO output driver
strength, disable the SDO output, or configure it as an open-
drain driver. The strength of the SDO driver affects the timing
of t
12
, and, when stronger, allows a faster clock cycle.
Table 10. SDO Control Bits
SDO2
0
0
1
1
SDO1
0
1
0
1
Function Implemented
Full SDO driver
SDO configured as open-drain
Weak SDO driver
Disable SDO output
Daisy-Chain Control (DSY)
DSY allows the enabling or disabling of daisy-chain mode.
A 1 enables daisy-chain mode, and 0 disables daisy-chain mode.
When disabled, a readback request is accepted, SDO is auto-
matically enabled, the DAC register contents of the relevant
DAC are clocked out on SDO, and, when complete, SDO is
disabled again.
Hardware CLR Bit (HCLR)
The default setting for the hardware CLR bit is to clear the
registers and DAC output to zero code. A 1 in the HCLR bit
allows the CLR pin to clear the DAC outputs to midscale and
a 0 clears to zero scale.
Active Clock Edge (SCLK)
The default active clock edge is falling edge. Write a 1 to this bit
to clock data in on the rising edge, or a 0 for falling edge.
DATA BITS
CONTROL BITS
C3
C2
C1
C0
DB7
DB6
DB5
DB4
DB3
DB2
DB1
DB0
0
0
0
0
DB0 (LSB)
DB15 (MSB)
0
Figure 43. AD5429 8-Bit Input Shift Register Contents
DATA BITS
CONTROL BITS
C3
C2
C1
C0
DB9
DB8
DB7
DB6
DB5
DB4
DB3
DB2
DB1
DB0
0
0
DB0 (LSB)
DB15 (MSB)
0
Figure 44. AD5439 10-Bit Input Shift Register Contents
DATA BITS
CONTROL BITS
C3
C2
C1
C0
DB11 DB10
DB9
DB8
DB7
DB6
DB5
DB4
DB3
DB2
DB1
DB0
DB0 (LSB)
DB15 (MSB)
0
Figure 45. AD5449 12-Bit Input Shift Register Contents
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD5415YRU | ECONOLINE: RO & RE - Industry Standard Pinout- 1kVDC & 2kVDC Isolation- UL94V-0 Package Material- Toroidal Magnetics- Fully Encapsulated- Custom Solutions Available- Efficiency to 85% |
| AD5426BRM | 8-/10-/12-Bit High Bandwidth Multiplying DACs with Serial Interface |
| AD5426YRM | 8-/10-/12-Bit High Bandwidth Multiplying DACs with Serial Interface |
| AD5426YRM-REEL | 8-/10-/12-Bit High Bandwidth Multiplying DACs with Serial Interface |
| AD5426YRM-REEL7 | 8-/10-/12-Bit High Bandwidth Multiplying DACs with Serial Interface |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD8038ARZ | 功能描述:IC OPAMP VF LP LN LDIST 8SOIC RoHS:是 類別:集成電路 (IC) >> Linear - Amplifiers - Instrumentation 系列:- 產(chǎn)品培訓(xùn)模塊:Differential Circuit Design Techniques for Communication Applications 標(biāo)準(zhǔn)包裝:1 系列:- 放大器類型:RF/IF 差分 電路數(shù):1 輸出類型:差分 轉(zhuǎn)換速率:9800 V/µs 增益帶寬積:- -3db帶寬:2.9GHz 電流 - 輸入偏壓:3µA 電壓 - 輸入偏移:- 電流 - 電源:40mA 電流 - 輸出 / 通道:- 電壓 - 電源，單路/雙路(±):3 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-VQFN 裸露焊盤，CSP 供應(yīng)商設(shè)備封裝:16-LFCSP-VQ 包裝:剪切帶 (CT) 產(chǎn)品目錄頁面:551 (CN2011-ZH PDF) 其它名稱:ADL5561ACPZ-R7CT |
| AD8038ARZ | 制造商:Analog Devices 功能描述:IC OP-AMP 350MHZ 425V/S SOIC-8 |
| AD8038ARZ-REEL | 功能描述:IC OPAMP VF LP LN LDIST 8SOIC RoHS:是 類別:集成電路 (IC) >> Linear - Amplifiers - Instrumentation 系列:- 標(biāo)準(zhǔn)包裝:160 系列:- 放大器類型:通用 電路數(shù):4 輸出類型:滿擺幅 轉(zhuǎn)換速率:10 V/µs 增益帶寬積:9MHz -3db帶寬:- 電流 - 輸入偏壓:1pA 電壓 - 輸入偏移:250µV 電流 - 電源:730µA 電流 - 輸出 / 通道:28mA 電壓 - 電源，單路/雙路(±):2.7 V ~ 5.5 V，±1.35 V ~ 2.75 V 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:16-SOIC（0.154"，3.90mm 寬） 供應(yīng)商設(shè)備封裝:16-SOIC N 包裝:管件 |
| AD8038ARZ-REEL7 | 功能描述:IC OPAMP VF LP LN LDIST 8SOIC RoHS:是 類別:集成電路 (IC) >> Linear - Amplifiers - Instrumentation 系列:- 標(biāo)準(zhǔn)包裝:2,500 系列:- 放大器類型:通用 電路數(shù):1 輸出類型:滿擺幅 轉(zhuǎn)換速率:0.11 V/µs 增益帶寬積:350kHz -3db帶寬:- 電流 - 輸入偏壓:4nA 電壓 - 輸入偏移:20µV 電流 - 電源:260µA 電流 - 輸出 / 通道:20mA 電壓 - 電源，單路/雙路(±):2.7 V ~ 36 V，±1.35 V ~ 18 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:8-SOIC（0.154"，3.90mm 寬） 供應(yīng)商設(shè)備封裝:8-SO 包裝:帶卷 (TR) |
| AD8039 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Low Power 350 MHz Voltage Feedback Amplifiers |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。