- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄5369 > AD8030ARZ-REEL7 (Analog Devices Inc)IC AMP GP R-R DUAL LP 8SOIC PDF資料下載
參數(shù)資料
| 型號(hào)： | AD8030ARZ-REEL7 |
| 廠商： | Analog Devices Inc |
| 文件頁(yè)數(shù)： | 13/25頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC AMP GP R-R DUAL LP 8SOIC |
| 標(biāo)準(zhǔn)包裝： | 1,000 |
| 放大器類(lèi)型： | 通用 |
| 電路數(shù)： | 2 |
| 輸出類(lèi)型： | 滿擺幅 |
| 轉(zhuǎn)換速率： | 63 V/µs |
| -3db帶寬： | 125MHz |
| 電流 - 輸入偏壓： | 1.7µA |
| 電壓 - 輸入偏移： | 2000µV |
| 電流 - 電源： | 1.4mA |
| 電流 - 輸出 / 通道： | 170mA |
| 電壓 - 電源，單路/雙路(±)： | 2.7 V ~ 12 V，±1.35 V ~ 6 V |
| 工作溫度： | -40°C ~ 125°C |
| 安裝類(lèi)型： | 表面貼裝 |
| 封裝/外殼： | 8-SOIC（0.154"，3.90mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 8-SO |
| 包裝： | 帶卷 (TR) |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)當(dāng)前第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)
Data Sheet
AD8029/AD8030/AD8040
Rev. B | Page 19 of 24
CIRCUIT CONSIDERATIONS
PCB Layout
High speed op amps require careful attention to PCB layout to
achieve optimum performance. Particular care must be
exercised to minimize lead lengths of the bypass capacitors.
Excess lead inductance can influence the frequency response
and even cause high frequency oscillations. Using a multilayer
board with an internal ground plane can help reduce ground
noise and enable a more compact layout.
To achieve the shortest possible trace length at the inverting
input, the feedback resistor, RF, should be located the shortest
distance from the output pin to the input pin. The return node
of the resistor RG should be situated as close as possible to the
return node of the negative supply bypass capacitor.
On multilayer boards, all layers beneath the op amp should be
cleared of metal to avoid creating parasitic capacitive elements.
This is especially true at the summing junction, i.e., the inver-
ting input, –IN. Extra capacitance at the summing junction can
cause increased peaking in the frequency response and lower
phase margin.
Grounding
To minimize parasitic inductances and ground loops in high
speed, densely populated boards, a ground plane layer is critical.
Understanding where the current flows in a circuit is critical in
the implementation of high speed circuit design. The length of
the current path is directly proportional to the magnitude of the
parasitic inductances and thus the high frequency impedance of
the path. Fast current changes in an inductive ground return
will create unwanted noise and ringing.
The length of the high frequency bypass capacitor pads and
traces is critical. A parasitic inductance in the bypass grounding
works against the low impedance created by the bypass
capacitor. Because load currents flow from supplies as well as
location as the bypass capacitor ground. For large values of
capacitors, which are intended to be effective at lower
frequencies, the current return path length is less critical.
Power Supply Bypassing
Power supply pins are actually inputs to the op amp. Care must
be taken to provide the op amp with a clean, low noise dc
voltage source.
Power supply bypassing is employed to provide a low imped-
ance path to ground for noise and undesired signals at all
frequencies. This cannot be achieved with a single capacitor
type; but with a variety of capacitors in parallel the bandwidth
of power supply bypassing can be greatly extended. The bypass
capacitors have two functions:
1. Provide a low impedance path for noise and undesired
signals from the supply pins to ground.
2. Provide local stored charge for fast switching conditions
and minimize the voltage drop at the supply pins during
transients. This is typically achieved with large electrolytic
capacitors.
Good quality ceramic chip capacitors should be used and
always kept as close as possible to the amplifier package. A
parallel combination of a 0.1 F ceramic and a 10 F electrolytic
covers a wide range of rejection for unwanted noise. The 10 F
capacitor is less critical for high frequency bypassing and, in
most cases, one per supply line is sufficient. The values of
capacitors are circuit-dependant and should be determined by
the system’s requirements.
DESIGN TOOLS AND TECHNICAL SUPPORT
Analog Devices is committed to the design process by providing
technical support and online design tools. ADI offers technical
support via free evaluation boards, sample ICs, Spice models,
interactive evaluation tools, application notes, phone and email
support—all available at www.analog.com.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 0034.5616.22 | FUSE 800MA 250V TLAG 5X20 SMD TR |
| ADA4930-2YCPZ-R2 | IC DIFF AMP 1.35GHZ 24-LFCSP |
| 0034.5617.22 | FUSE 1A 250V T-LAG 5X20 SMD T/R |
| KTR10EZPF1804 | RES 1.80M OHM 1/8W 1% 0805 SMD |
| 0034.5619.22 | FUSE 1.6MA 250V TLAG 5X20 SMD TR |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD8031 | 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:2.7 V, 800 レA, 80 MHz Rail-to-Rail I/O Amplifiers |
| AD8031_06 | 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:2.7 V, 800 レA, 80 MHz Rail-to-Rail I/O Amplifiers |
| AD8031A | 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:2.7 V, 800 uA, 80 MHz Rail-to-Rail I/O Amplifiers |
| AD8031AN | 制造商:Rochester Electronics LLC 功能描述:PDIP SINGLE LOW POWER OP AMP - Bulk 制造商:Analog Devices 功能描述:IC SM AMP LOW POWER RRI/O |
| AD8031ANZ | 功能描述:IC OPAMP VF R-R LP LDIST 8DIP RoHS:是 類(lèi)別:集成電路 (IC) >> Linear - Amplifiers - Instrumentation 系列:- 產(chǎn)品培訓(xùn)模塊:Differential Circuit Design Techniques for Communication Applications 標(biāo)準(zhǔn)包裝:1 系列:- 放大器類(lèi)型:RF/IF 差分 電路數(shù):1 輸出類(lèi)型:差分 轉(zhuǎn)換速率:9800 V/µs 增益帶寬積:- -3db帶寬:2.9GHz 電流 - 輸入偏壓:3µA 電壓 - 輸入偏移:- 電流 - 電源:40mA 電流 - 輸出 / 通道:- 電壓 - 電源，單路/雙路(±):3 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類(lèi)型:表面貼裝 封裝/外殼:16-VQFN 裸露焊盤(pán)，CSP 供應(yīng)商設(shè)備封裝:16-LFCSP-VQ 包裝:剪切帶 (CT) 產(chǎn)品目錄頁(yè)面:551 (CN2011-ZH PDF) 其它名稱(chēng):ADL5561ACPZ-R7CT |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。