參數(shù)資料
型號(hào): AD7938BSU
廠(chǎng)商: ANALOG DEVICES INC
元件分類(lèi): ADC
英文描述: 8-Channel, 1.5 MSPS, 12-Bit and 10-Bit Parallel ADCs with a Sequencer
中文描述: 8-CH 12-BIT SUCCESSIVE APPROXIMATION ADC, PARALLEL ACCESS, PQFP32
封裝: PLASTIC, MS-026-ABA, TQFP-32
文件頁(yè)數(shù): 26/32頁(yè)
文件大?。?/td> 1332K
代理商: AD7938BSU
AD7938/AD7939
Preliminary Technical Data
Reading Data from the AD7938/AD7939
With the W/B pin tied logic high, the AD7938/AD7939
interface operates in word mode. In this case, a single read
operation from the device accesses the conversion data-word on
Pins DB0 to DB11. The DB8/HBEN pin assumes its DB8
function. With the W/B pin tied to logic low, the
AD7938/AD7939 interface operates in byte mode. In this case,
the DB8/HBEN pin assumes its HBEN function. Conversion
data from the AD7938/ AD7939 must be accessed in two read
operations with 8 bits of data provided on DB0 to DB7 for each
of the read operations. The HBEN pin determines whether the
read operation accesses the high byte or the low byte of the12-
or 10-bit word. For a low byte read, DB0 to DB7 provide the
eight LSBs of the 12-bit word. For 10-bit operation, the two
LSBs of the low byte are 0s and are followed by 6 bits of
conversion data. For a high byte read, DB0 to DB4 provide the
four MSBs of the 12-/10-bit word. DB5 to DB7 of the high byte
provide the Channel ID. F
diagram for a 12-/10-bit transfer. When operated in word mode,
the HBEN input does not exist, and only the first read operation
shows the read cycle timing
is required to access data from the device. When operated in
byte mode, the two read cycles shown in F
to access the full data-word from the device.
are required
igure 38
igure 39
Figure 39. AD7938/AD7939 Parallel Interface—Read Cycle Timing for Byte Mode Operation (W/B = 0)
The CS and RD signals are gated internally and level triggered
active low. In either word mode or byte mode, CS and RD may
be tied together as the timing specifications for t
10
and t
11
are
0 ns minimum. This would mean the bus would be constantly
driven by the AD7938/AD7939.
The data is placed onto the data-bus a time t
13
after both CS and
RD go low. The RD rising edge can be used to latch data out of
the device. After a time, t
14
, the data lines will become three-
stated.
Alternatively, CS and RD can be tied permanently low and the
conversion data is valid and placed onto the data-bus a time, t
9
,
before the falling edge of BUSY.
t
11
t
10
t
13
t
15
t
15
t
16
t
16
t
14
t
12
t
17
LOW BYTE
HIGH BYTE
DB0 TO DB7
HBEN/DB8
RD
CS
0
Rev. PrN | Page 26 of 32
相關(guān)PDF資料
PDF描述
AD7939 8-Channel, 1.5 MSPS, 12-Bit and 10-Bit Parallel ADCs with a Sequencer
AD7939BCP 8-Channel, 1.5 MSPS, 12-Bit and 10-Bit Parallel ADCs with a Sequencer
AD7939BSU 8-Channel, 1.5 MSPS, 12-Bit and 10-Bit Parallel ADCs with a Sequencer
AD8001ART 800 MHz 50 mW Current Feedback Amplifier(222.93 k)
AD8001ACHIPS MB 4C 4#12 SKT PLUG
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD7938BSU-6 制造商:Analog Devices 功能描述:ADC Single SAR 625ksps 12-bit Parallel 32-Pin TQFP
AD7938BSU-6REEL 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:8-Channel, 625 kSPS, 12-Bit Parallel ADCs with a Sequencer
AD7938BSU-6REEL7 制造商:Analog Devices 功能描述:ADC Single SAR 625ksps 12-bit Parallel 32-Pin TQFP T/R
AD7938BSUZ 功能描述:IC ADC 12BIT 8CHAN 32TQFP RoHS:是 類(lèi)別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 其它有關(guān)文件:TSA1204 View All Specifications 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):12 采樣率(每秒):20M 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:2 功率耗散(最大):155mW 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 85°C 安裝類(lèi)型:表面貼裝 封裝/外殼:48-TQFP 供應(yīng)商設(shè)備封裝:48-TQFP(7x7) 包裝:Digi-Reel® 輸入數(shù)目和類(lèi)型:4 個(gè)單端,單極;2 個(gè)差分,單極 產(chǎn)品目錄頁(yè)面:1156 (CN2011-ZH PDF) 其它名稱(chēng):497-5435-6
AD7938BSUZ6 制造商:AD 功能描述:Pb Free