- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1984 > AD7938BCPZ-6 (Analog Devices Inc)IC ADC 12BIT 8CH 625KSPS 32LFCSP PDF資料下載
參數(shù)資料
| 型號： | AD7938BCPZ-6 |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 30/32頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC ADC 12BIT 8CH 625KSPS 32LFCSP |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 位數(shù)： | 12 |
| 采樣率（每秒）： | 625k |
| 數(shù)據(jù)接口： | 并聯(lián) |
| 轉(zhuǎn)換器數(shù)目： | 1 |
| 功率耗散（最大）： | 7.5mW |
| 電壓電源： | 單電源 |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 32-VFQFN 裸露焊盤，CSP |
| 供應(yīng)商設(shè)備封裝： | 32-LFCSP-VQ |
| 包裝： | 托盤 |
| 輸入數(shù)目和類型： | 8 個單端，單極；4 個差分，單極；4 個偽差分，單極；7 偽差分，單極 |
| 配用： | EVAL-AD7938CBZ-ND - EVAL BOARD FOR AD7938 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁當(dāng)前第30頁第31頁第32頁
Data Sheet
AD7938-6
Rev. C | Page 7 of 32
04
751
-00
6
PIN CONFIGURATION AND FUNCTION DESCRIPTIONS
DB0 1
V
DR
IV
E
9
DG
ND
10
DB
8/
HBE
N
11
DB9
12
DB
10
13
DB
11
14
BUS
Y
15
CL
KI
N
16
W/B
32
V
DD
31
V
IN
7
30
V
IN
6
29
V
IN
5
28
V
IN
4
27
V
IN
3
26
V
IN
2
25
DB1 2
DB2 3
DB3 4
DB4 5
DB5 6
DB6 7
DB7 8
VIN1
24
VIN0
23
VREFIN/VREFOUT
22
AGND
21
20
19
WR
18
CONVST
17
AD7938-6
TOP VIEW
(Not to Scale)
RD
CS
PIN 1
IDENTIFIER
NOTES
1. THE EXPOSED PAD IS LOCATED ON THE UNDERSIDE OF
THE PACKAGE. CONNECT THE EPAD TO THE GROUND PLANE
OF THE PCB USING MULTIPLE VIAS.
Figure 2. Pin Configuration
Table 5. Pin Function Description
Pin No.
Mnemonic
Description
1 to 8
DB0 to DB7
Data Bit 0 to Data Bit 7. Three-state parallel digital I/O pins that provide the conversion result and allow the
control and shadow registers to be programmed. These pins are controlled by CS, RD, and WR. The logic
high/low voltage levels for these pins are determined by the VDRIVE input.
9
VDRIVE
Logic Power Supply Input. The voltage supplied at this pin determines at what voltage the parallel interface of
the AD7938-6 operates. This pin should be decoupled to DGND. The voltage at this pin may be different to that
at VDD but should never exceed VDD by more than 0.3 V.
10
DGND
Digital Ground. This is the ground reference point for all digital circuitry on the AD7938-6. This pin should
connect to the DGND plane of a system. The DGND and AGND voltages should ideally be at the same potential
and must not be more than 0.3 V apart, even on a transient basis.
11
DB8/HBEN
Data Bit 8/High Byte Enable. When W/B is high, this pin acts as Data Bit 8, a three-state I/O pin that is controlled
by CS, RD, and WR. When W/B is low, this pin acts as the high byte enable pin. When HBEN is low, the low byte of
data being written to or read from the AD7938-6 is on DB0 to DB7. When HBEN is high, the top four bits of the
data being written to or read from the AD7938-6 are on DB0 to DB3. When reading from the device, DB4 to DB6
of the high byte contains the ID of the channel to which the conversion result corresponds (see the channel
address bits in
). When writing to the device, DB4 to DB7 of the high byte must be all 0s.
12 to 14
DB9 to DB11
Data Bit 9 to Data Bit 11. Three-state parallel digital I/O pins that provide the conversion result and allow the
control and shadow registers to be programmed in word mode. These pins are controlled by CS, RD, and WR.
The logic high/low voltage levels for these pins are determined by the VDRIVE input.
15
BUSY
Busy Output. Logic output indicating the status of the conversion. The BUSY output goes high following the
falling edge of CONVST and stays high for the duration of the conversion. Once the conversion is complete and
the result is available in the output register, the BUSY output goes low. The track-and-hold returns to track mode
just prior to the falling edge of BUSY on the 13th rising edge of CLKIN (see
).
16
CLKIN
Master Clock Input. The clock source for the conversion process is applied to this pin. Conversion time for the
AD7938-6 takes 13 clock cycles + t2. The frequency of the master clock input therefore determines the
conversion time and achievable throughput rate. The CLKIN signal may be a continuous or burst clock.
17
CONVST
Conversion Start Input. A falling edge on CONVST is used to initiate a conversion. The track-and-hold goes from
track mode to hold mode on the falling edge of CONVST and the conversion process is initiated at this point.
Following power-down, when operating in autoshutdown or autostandby modes, a rising edge on CONVST is
used to power up the device.
18
WR
Write Input. Active low logic input used in conjunction with CS to write data to the internal registers.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD7938BCPZ | IC ADC 12BIT 8CH 1.5MSPS 32LFCSP |
| AD7940BRM | IC ADC 14BIT UNIPOLAR 8-MSOP |
| AD7942BRMZ-RL7 | IC ADC 14BIT 250KSPS 10-MSOP |
| AD7944BCPZ | IC ADC 14BIT 2.5MSPS 20LFCSP |
| AD7946BCPZRL7 | IC ADC 14BIT 500KSPS 10-LFCSP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD7938BCPZ-6REEL7 | 功能描述:IC ADC 12BIT 8CH 625KSPS 32LFCSP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):16 采樣率（每秒）:45k 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:2 功率耗散（最大）:315mW 電壓電源:模擬和數(shù)字 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:28-SOIC W 包裝:帶卷 (TR) 輸入數(shù)目和類型:2 個單端，單極 |
| AD7938BCPZ-REEL7 | 功能描述:IC ADC 12BIT 8CH 1.5MSPS 32LFCSP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):12 采樣率（每秒）:300k 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:75mW 電壓電源:單電源 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:24-SOIC 包裝:帶卷 (TR) 輸入數(shù)目和類型:1 個單端，單極；1 個單端，雙極 |
| AD7938BSU | 制造商:Analog Devices 功能描述: |
| AD7938BSU-6 | 制造商:Analog Devices 功能描述:ADC Single SAR 625ksps 12-bit Parallel 32-Pin TQFP |
| AD7938BSU-6REEL | 制造商:AD 制造商全稱:Analog Devices 功能描述:8-Channel, 625 kSPS, 12-Bit Parallel ADCs with a Sequencer |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。