AVDD = 2.7 V to 5.25 V, " />
參數(shù)資料
型號(hào): AD7923WYRUZ-REEL7
廠商: Analog Devices Inc
文件頁(yè)數(shù): 20/24頁(yè)
文件大?。?/td> 0K
描述: IC ADC 12BIT 4CH W/SEQ 16TSSOP
標(biāo)準(zhǔn)包裝: 1
位數(shù): 12
采樣率(每秒): 200k
數(shù)據(jù)接口: DSP,MICROWIRE?,QSPI?,串行,SPI?
轉(zhuǎn)換器數(shù)目: 1
功率耗散(最大): 7.5mW
電壓電源: 單電源
工作溫度: -40°C ~ 125°C
安裝類(lèi)型: 表面貼裝
封裝/外殼: 16-TSSOP(0.173",4.40mm 寬)
供應(yīng)商設(shè)備封裝: 16-TSSOP
包裝: 標(biāo)準(zhǔn)包裝
輸入數(shù)目和類(lèi)型: 4 個(gè)單端,單極
其它名稱(chēng): AD7923WYRUZ-REEL7DKR
Data Sheet
AD7923
Rev. D | Page 5 of 24
TIMING SPECIFICATIONS
AVDD = 2.7 V to 5.25 V, VDRIVE ≤ AVDD, REFIN = 2.5 V, TA = TMIN to TMAX, unless otherwise noted.1
Table 2.
Limit at TMIN, TMAX
Parameter
AVDD = 3 V
AVDD = 5 V
Unit
Description
10
kHz min
20
MHz max
tCONVERT
16 × tSCLK
tQUIET
50
ns min
Minimum quiet time required between CS rising edge and start of next
conversion
t2
10
ns min
CS to SCLK set-up time
35
30
ns max
Delay from CS until DOUT three-state disabled
40
ns max
Data access time after SCLK falling edge
t5
0.4 × tSCLK
ns min
SCLK low pulse width
t6
0.4 × tSCLK
ns min
SCLK high pulse width
t7
10
ns min
SCLK to DOUT valid hold time
15/45
15/35
ns min/max
SCLK falling edge to DOUT high impedance
t9
10
ns min
DIN set-up time prior to SCLK falling edge
t10
5
ns min
DIN hold time after SCLK falling edge
t11
20
ns min
Sixteenth SCLK falling edge to CS high
t12
1
s max
Power-Up time from full power-down/auto shutdown mode
1
Sample tested at 25°C to ensure compliance. All input signals are specified with tR = tF = 5 ns (10% to 90% of AVDD) and timed from a voltage level of 1.6 V. See Figure 2.
The 3 V operating range spans from 2.7 V to 3.6 V. The 5 V operating range spans from 4.75 V to 5.25 V.
2
The mark/space ratio for the SCLK input is 40/60 to 60/40.
3
Measured with the load circuit of Figure 2 and defined as the time required for the output to cross 0.4 V or 0.7 × VDRIVE.
4
t8 is derived from the measured time taken by the data outputs to change 0.5 V when loaded with the circuit of Figure 2. The measured number is then extrapolated
back to remove the effects of charging or discharging the 50 pF capacitor. This means that the time, quoted in the timing characteristics t8, is the true bus relinquish
time of the part and is independent of the bus loading.
200
A
IOL
200
A
IOH
1.6V
TO OUTPUT
PIN
CL
50pF
03086-002
Figure 2. Load Circuit for Digital Output Timing Specification
相關(guān)PDF資料
PDF描述
AD7924BRU IC ADC 12BIT 4CH 1MSPS 16-TSSOP
AD7927BRU IC ADC 12BIT 8CH 200KSPS 20TSSOP
AD7934BRUZ IC ADC 12BIT 4CH 1.5MSPS 28TSSOP
AD7938BCPZ-6 IC ADC 12BIT 8CH 625KSPS 32LFCSP
AD7938BCPZ IC ADC 12BIT 8CH 1.5MSPS 32LFCSP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD7924 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:4-Channel, 1 MSPS, 8-/10-/12-Bit ADCs with Sequencer in 16-Lead TSSOP
AD7924BRU 功能描述:IC ADC 12BIT 4CH 1MSPS 16-TSSOP RoHS:否 類(lèi)別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):12 采樣率(每秒):300k 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散(最大):75mW 電壓電源:單電源 工作溫度:0°C ~ 70°C 安裝類(lèi)型:表面貼裝 封裝/外殼:24-SOIC(0.295",7.50mm 寬) 供應(yīng)商設(shè)備封裝:24-SOIC 包裝:帶卷 (TR) 輸入數(shù)目和類(lèi)型:1 個(gè)單端,單極;1 個(gè)單端,雙極
AD7924BRU-REEL 制造商:Analog Devices 功能描述:ADC Single SAR 1Msps 12-bit Serial 16-Pin TSSOP T/R 制造商:Analog Devices 功能描述:ADC SGL SAR 1MSPS 12-BIT SERL 16TSSOP - Tape and Reel
AD7924BRU-REEL7 制造商:Analog Devices 功能描述:ADC Single SAR 1Msps 12-bit Serial 16-Pin TSSOP T/R
AD7924BRUZ 功能描述:IC ADC 12BIT 4CH W/SEQ 16TSSOP RoHS:是 類(lèi)別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:microPOWER™ 位數(shù):8 采樣率(每秒):1M 數(shù)據(jù)接口:串行,SPI? 轉(zhuǎn)換器數(shù)目:1 功率耗散(最大):- 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 125°C 安裝類(lèi)型:表面貼裝 封裝/外殼:24-VFQFN 裸露焊盤(pán) 供應(yīng)商設(shè)備封裝:24-VQFN 裸露焊盤(pán)(4x4) 包裝:Digi-Reel® 輸入數(shù)目和類(lèi)型:8 個(gè)單端,單極 產(chǎn)品目錄頁(yè)面:892 (CN2011-ZH PDF) 其它名稱(chēng):296-25851-6