參數(shù)資料
型號(hào)： AD7922ARMZ-REEL7
廠(chǎng)商： Analog Devices Inc
文件頁(yè)數(shù)： 9/32頁(yè)
文件大?。?/td> 0K
描述： IC ADC DUAL 12BIT 2CH 8MSOP
標(biāo)準(zhǔn)包裝： 1,000
位數(shù)： 12
采樣率（每秒）： 1M
數(shù)據(jù)接口： DSP，MICROWIRE?，QSPI?，串行，SPI?
轉(zhuǎn)換器數(shù)目： 1
功率耗散（最大）： 20mW
電壓電源： 單電源
工作溫度： -40°C ~ 85°C
安裝類(lèi)型： 表面貼裝
封裝/外殼： 8-TSSOP，8-MSOP（0.118"，3.00mm 寬）
供應(yīng)商設(shè)備封裝： 8-MSOP
包裝： 帶卷 (TR)
輸入數(shù)目和類(lèi)型： 2 個(gè)單端，單極
配用： EVAL-AD7922CBZ-ND - BOARD EVAL FOR AD7922
AD7912/AD7922
Rev. 0 | Page 17 of 32
Table 7 provides some typical performance data with various
op amps used as the input buffer, and a 50 kHz input tone under
the same setup conditions.
Table 7. AD7922 Performance for Various Input Buffers
Op Amp in the Input
Buffer
AD7922 SNR Performance (dB)
50 kHz Input , VDD = 3.6 V
Single op amps
AD8038
72.79
AD8510
72.35
AD8021
72.2
Dual op amps
AD712
72.68
AD8022
72.88
When no amplifier is used to drive the analog input, the source
impedance should be limited to low values. The maximum
source impedance depends on the amount of total harmonic
distortion (THD) that can be tolerated. The THD increases as
the source impedance increases and performance degrades (see
Figure 16).
DIGITAL INPUTS
The digital inputs applied to the AD7912/AD7922 are not
limited by the maximum ratings that limit the analog input.
Instead, the digital inputs applied can go to 7 V and are not
restricted by the VDD + 0.3 V limit as on the analog input. For
example, if the AD7912/AD7922 are operated with a VDD of 3 V,
then 5 V logic levels could be used on the digital inputs. How-
ever, it is important to note that the data output on DOUT still
has 3 V logic levels when VDD = 3 V. Another advantage of
SCLK, DIN, and CS not being restricted by the VDD + 0.3 V limit
is that power supply sequencing issues are avoided. If CS, DIN,
or SCLK are applied before VDD, then there is no risk of latch-up
as there would be on the analog inputs if a signal greater than
0.3 V were applied prior to VDD.
DIN INPUT
The channel to be converted on in the next conversion is
selected by writing to the DIN pin. Data on the DIN pin is
loaded into the AD7912/AD7922 on the falling edge of SCLK.
The data is transferred into the part on the DIN pin at the same
time that the conversion result is read from the part. Only the
third and fourth bits of the DIN word are used; the rest are
ignored by the ADC.
The third MSB is the channel identifier bit, which identifies the
channel to be converted on in the next conversion,
VIN0 (CHN = 0) or VIN1 (CHN = 1).
The fourth MSB, STY, is related to the mode of operation of the
device. To keep the AD7912/ AD7922 in daisy-chain mode, the
CHN and STY bits have to be inverted during the conversions
(STY ≠ CHN). A conversion with STY = CHN on the input
forces the device to normal mode in the next cycle. See the
Daisy-Chain Mode section for more details.
If the AD7912/AD7922 are not going to be used in daisy-chain
mode, it is recommended to keep STY and CHN the same
(STY = CHN). In that case, the channel can be selected by tying
DIN either high or low during a conversion cycle.
To summarize:
CHN = 0
, Channel 0 selected for next conversion.
CHN = 1
, Channel 1 selected for next conversion.
CHN = STY
, forces normal mode in the next cycle.
CHN
≠ STY, keeps the AD7912/AD7922 in daisy-chain mode.
04351-0-021
LSB
MSB
X
CHN
STY
DON'T CARE
Figure 24. AD7912/AD7922 DIN Word
DOUT OUTPUT
The conversion result from the AD7912/AD7922 is provided on
this output as a serial data stream. The bits are clocked out on
the SCLK falling edge at the same time that the conversion is
taking place.
The serial data stream for the AD7922 consists of two leading
zeros followed by the bit that identifies the channel converted,
the bit that indicates the current mode of operation, and the
12-bit conversion result with MSB provided first.
For the AD7912, the serial data stream consists of two leading
zeros followed by the bit that identifies the channel converted,
the bit that indicates the current mode of operation, and the
10-bit conversion result with MSB provided first, followed by
two trailing zeros.
The CHN and MOD bits on DOUT indicate to the user the
current mode of operation of the ADC. If CHN = MOD,
the AD7912/AD7922 are in normal mode. Otherwise, if
CHN ≠ MOD, the AD7912/AD7922 are in daisy-chain mode.
04351-0-022
LSB
AD7912
MSB
00
0
CHN
MOD CONVERSION RESULT
AD7922
0
CHN
MOD
CONVERSION RESULT
Figure 25. AD7912/AD7922 DOUT Word
相關(guān)PDF資料
PDF描述
MS27497T12F4PB CONN RCPT 4POS WALL MNT W/PINS
VE-B4J-MW-S CONVERTER MOD DC/DC 36V 100W
AD7783BRUZ-REEL7 IC ADC 24BIT 2CHAN R-R 16TSSOP
VE-B43-MW-S CONVERTER MOD DC/DC 24V 100W
AD7782BRUZ-REEL7 IC ADC 24BIT 2CHAN 16TSSOP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD7922AUJ-R2 制造商:Rochester Electronics LLC 功能描述:DUAL 12-BIT, 1MSPS, ADC I.C - Bulk
AD7922AUJ-REEL 制造商:Analog Devices 功能描述:ADC Single SAR 1Msps 12-bit Serial 8-Pin TSOT T/R
AD7922AUJ-REEL7 制造商:Analog Devices 功能描述:ADC Single SAR 1Msps 12-bit Serial 8-Pin TSOT T/R 制造商:Rochester Electronics LLC 功能描述:DUAL 12-BIT, 1MSPS, ADC I.C - Tape and Reel
AD7922AUJZ-REEL7 功能描述:IC ADC DUAL 12BIT 2CH TSOT-23-8 RoHS:是 類(lèi)別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 其它有關(guān)文件:TSA1204 View All Specifications 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):12 采樣率（每秒）:20M 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:2 功率耗散（最大）:155mW 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 85°C 安裝類(lèi)型:表面貼裝 封裝/外殼:48-TQFP 供應(yīng)商設(shè)備封裝:48-TQFP（7x7） 包裝:Digi-Reel® 輸入數(shù)目和類(lèi)型:4 個(gè)單端，單極；2 個(gè)差分，單極 產(chǎn)品目錄頁(yè)面:1156 (CN2011-ZH PDF) 其它名稱(chēng):497-5435-6
AD7923 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:4-Channel, 200 kSPS, 12-Bit ADC with Sequencer in 16-Lead TSSOP
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠(chǎng)商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*