- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄10297 > AD7898ARZ-10REEL (Analog Devices Inc)IC ADC 12BIT SRL HS 5V 8-SOIC PDF資料下載
參數(shù)資料
| 型號(hào)： | AD7898ARZ-10REEL |
| 廠商： | Analog Devices Inc |
| 文件頁(yè)數(shù)： | 10/16頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC ADC 12BIT SRL HS 5V 8-SOIC |
| 標(biāo)準(zhǔn)包裝： | 2,500 |
| 位數(shù)： | 12 |
| 采樣率（每秒）： | 220k |
| 數(shù)據(jù)接口： | 串行 |
| 轉(zhuǎn)換器數(shù)目： | 1 |
| 功率耗散（最大）： | 22.5mW |
| 電壓電源： | 單電源 |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 8-SOIC（0.154"，3.90mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 8-SO |
| 包裝： | 帶卷 (TR) |
| 輸入數(shù)目和類型： | 1 個(gè)單端，雙極 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)當(dāng)前第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)
–3–
REV. A
AD7898
Parameter
Limit at TMIN, TMAX
Unit
Description
Mode 0 Operation
t1
40
ns min
CONVST Pulse Width
t2
26
2
ns min
SCLK High Pulse Width, VDRIVE = 5 V
± 5%
t3
26
2
ns min
SCLK Low Pulse Width, VDRIVE = 5 V
± 5%
30
2
ns min
SCLK High Pulse Width VDRIVE = 2.7 V to 3.6 V
30
2
ns min
SCLK Low Pulse Width VDRIVE = 2.7 V to 3.6 V
t4
60
3
ns max
Data Access Time after Falling Edge of SCLK, VDRIVE = 5 V
± 5%
t4
70
3
ns max
Data Access Time after Falling Edge of SCLK, VDRIVE = 2.7 V to 3.6 V
t5
20
ns min
Data Hold Time after Falling Edge of SCLK
t6
50
4
ns max
Bus Relinquish Time after Falling Edge of SCLK
tCONVERT
3.3
s
Mode 1 Operation
fSCLK
5
1kHz min
3.7
MHz max
tCONVERT
16
× t
SCLK
tSCLK = 1/fSCLK
4.33
s max
fSCLK = 3.7 MHz
tQUIET
100
ns min
Minimum Quiet Time Required between Conversions
t2
70
ns min
CS to SCLK Setup Time
t3
3
40
ns max
Delay from
CS Until SDATA Three-State Disabled
t4
3
80
ns max
Data Access Time after SCLK Falling Edge
t5
108
ns min
SCLK High Pulse Width
t6
108
ns min
SCLK Low Pulse Width
t7
60
ns min
SCLK to Data Valid Hold Time
t8
4
20
ns min
SCLK Falling Edge to SDATA High Impedance
60
ns max
SCLK Falling Edge to SDATA High Impedance
tPOWER-UP
4.33
s max
Power-Up Time from Power-Down Mode
NOTES
1Sample tested at 25
°C to ensure compliance. All input signals are specified with tr = tf = 5 ns (10% to 90% of V
DD) and timed from a voltage level of 1.6 V.
2The SCLK maximum frequency is 15 MHz for Mode 0 operation for 220 kSPS throughput with V
DRIVE = 5 V
± 5%, SCLK = 13 MHz with V
DRIVE = 2.7 V to 3.6 V.
The mark/space ratio for SCLK is specified for at least 40% high time (with corresponding 60% low time) or 40% low time (with corresponding 60% high time). As
the SCLK frequency is reduced, the mark/space ratio may vary, provided limits are not exceeded. Care must be taken when interfacing to account for the data access
time, t4, and the set-up time required for the users processor. These two times will determine the maximum SCLK frequency that the user’s system can operate with.
See Serial Interface section.
3Measured with the load circuit of Figure 1 and defined as the time required for the output to cross 0.8 V or 2.0 V.
4t
6 and t8 are derived from the measured time taken by the data outputs to change 0.5 V when loaded with the circuit of Figure 1. The measured number i s then extrapo-
lated back to remove the effects of charging or discharging the 50 pF capacitor. This means that the time, t 6 and t8, quoted in the timing characteristics is the true bus
relinquish time of the part and is independent of the bus loading.
5Mark/Space ratio for the SCLK input is 40/60 to 60/40.
Specifications subject to change without notice.
TIMING SPECIFICATIONS1
(VDD = 4.75 V to 5.25 V; VDRIVE = 2.7 V to 5.25 V; REF IN = 2.5 V; TA = TMIN to TMAX, unless otherwise
noted.)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MS27467T25B29AA | CONN HSG PLUG 29POS STRGHT PINS |
| AD7895ARZ-10REEL | IC ADC 12BIT SRL 5V 8-SOIC |
| VE-B4W-IX-B1 | CONVERTER MOD DC/DC 5.5V 75W |
| D38999/26JF11PNLC | CONN HSG PLUG 11POS STRGHT PINS |
| VE-B40-IX-B1 | CONVERTER MOD DC/DC 5V 75W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD7898ARZ-10REEL7 | 功能描述:IC ADC 12BIT SRL HS 5V 8-SOIC RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:- 位數(shù):12 采樣率（每秒）:3M 數(shù)據(jù)接口:- 轉(zhuǎn)換器數(shù)目:- 功率耗散（最大）:- 電壓電源:- 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:SOT-23-6 供應(yīng)商設(shè)備封裝:SOT-23-6 包裝:帶卷 (TR) 輸入數(shù)目和類型:- |
| AD7898ARZ-3 | 功能描述:IC ADC 12BIT SRL HS 5V 8SOIC RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 其它有關(guān)文件:TSA1204 View All Specifications 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):12 采樣率（每秒）:20M 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:2 功率耗散（最大）:155mW 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-TQFP 供應(yīng)商設(shè)備封裝:48-TQFP（7x7） 包裝:Digi-Reel® 輸入數(shù)目和類型:4 個(gè)單端，單極；2 個(gè)差分，單極 產(chǎn)品目錄頁(yè)面:1156 (CN2011-ZH PDF) 其它名稱:497-5435-6 |
| AD7899AR-1 | 功能描述:IC ADC 14BIT 400KSPS 5V 28-SOIC RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):12 采樣率（每秒）:300k 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:75mW 電壓電源:單電源 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:24-SOIC 包裝:帶卷 (TR) 輸入數(shù)目和類型:1 個(gè)單端，單極；1 個(gè)單端，雙極 |
| AD7899AR-1REEL | 制造商:Analog Devices 功能描述:ADC Single SAR 400ksps 14-bit Parallel 28-Pin SOIC W T/R |
| AD7899AR-1REEL7 | 制造商:Analog Devices 功能描述:ADC SGL SAR 400KSPS 14BIT PARALLEL 28SOIC W - Tape and Reel |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。