參數(shù)資料
型號(hào)： AD7893AR2REEL
英文描述： Converter IC
中文描述： 轉(zhuǎn)換器IC
文件頁(yè)數(shù)： 18/20頁(yè)
文件大小： 191K
代理商： AD7893AR2REEL
REV. B
AD7890
–18–
In the external clocking mode, it is possible to write data to the
Control Register or read data from the output register while a
conversion is in progress. The same data is presented in Figure
18 as in Figure 17 except that in this case the output data read
for the device occurs during conversion. These results are achieved
with a serial clock rate of 2.5 MHz. If a higher serial clock rate is
used, the code transition noise will degrade from that shown in
the plot of Figure 18. This has the effect of injecting noise onto
the die while bit decisions are being made and this increases the
noise generated by the AD7890. The histogram plot for 8192
conversions of the same dc input now shows a larger spread of
codes with the rms noise for the AD7890-2 increasing to 170
μ
V.
This effect will vary depending on where the serial clock edges
appear with respect to the bit trials of the conversion process. It
is possible to achieve the same level of performance when reading
during conversion as when reading after conversion depending
on the relationship of the serial clock edges to the bit trial points
(i.e., the relationship of the serial clock edges to the CLK IN
edges). The bit decision points on the AD7890 are on the fall-
ing edges of the master clock (CLK IN) during the conversion
process. Clocking out new data bits at these points (i.e., the
rising edge of SCLK) is the most critical from a noise standpoint.
The most critical bit decisions are the MSBs, so to achieve the
level of performance outlined in Figure 18, reading within 1
μ
s
after the rising edge of
CONVST
should be avoided.
CODE
O
(X
–
4)
8000
7000
6000
5000
4000
3000
2000
1000
0
(X
–
3) (X
–
2) (X
–
1)
X
(X+1) (X+2) (X+3)
(X+4)
SAMPLING FREQUENCY =
102.4kHz
T
A
= 25 C
Figure 18. Histogram of 8192 Conversions with Read
During Conversion
Writing data to the Control Register also has the effect of introduc-
ing digital activity onto the part while conversion is in progress.
However, since there are no output drivers active during a write
operation, the amount of current flowing on the die is less than
for a read operation. Therefore, the amount of noise injected
into the die is less than for a read operation. Figure 19 shows
the effect of a write operation during conversion. The histogram
plot for 8192 conversions of the same dc input now shows a
larger spread of codes than for ideal conditions but smaller than
for a read operation. The resulting rms noise for the AD7890-2
is 110
μ
V. In this case, the serial clock frequency was 10 MHz.
CODE
O
(X
–
4)
8000
7000
6000
5000
4000
3000
2000
1000
0
(X
–
3) (X
–
2) (X
–
1)
X
(X+1) (X+2) (X+3)
(X+4)
SAMPLING FREQUENCY =
102.4kHz
T
A
= 25 C
Figure 19. Histogram of 8192 Conversions with Write
During Conversion
Dynamic Performance
The AD7890 contains an on-chip track/hold, allowing the part
to sample input signals up to 50 kHz on any of its input chan-
nels. Many of the AD7890’s applications will simply require it
to sequence through low frequency input signals across its eight
channels. There may be some applications, however, for which
the dynamic performance of the converter out to 40 kHz input
frequency is of interest. It is recommended for these wider band
sampling applications that the hardware conversion start method
is used for reasons outlined previously.
These applications require information on the ADC’s effect on
the spectral content of the input signal. Signal to (Noise +
Distortion), total harmonic distortion, peak harmonic or spuri-
ous and intermodulation distortion are all specified. Figure 20
shows a typical FFT plot of a 10 kHz, 0 V to 2.5 V input after
being digitized by the AD7890-2 operating at a 102.4 kHz sam-
pling rate. The signal to (Noise + Distortion) is 71.5 dB and the
total harmonic distortion is –85 dB. It should be noted that
reading data from the part during conversion at 10 MHz serial
clock does have a significant impact on dynamic performance.
For sampling applications, it is therefore recommended not to
read data during conversion.
FREQUENCY
–
kHz
S
–
–
120
0
25.6
51.2
–
90
–
60
–
30
0
F = /2
SAMPLE RATE = 102.4kHz
INPUT FREQUENCY = 10kHz
SNR = 71.5dB
T
A
= 25 C
Figure 20. AD7890 FFT Plot
相關(guān)PDF資料
PDF描述
AD7893AR5REEL Converter IC
AD7893BR10REEL Ultralow Power Quad Comparators with Reference; Package: PDIP; No of Pins: 16; Temperature Range: 0°C to +70°C
AD7892SQ-2 Analog-to-Digital Converter??? 12-Bit
AD7893AN-3 Ultralow Power Single/Dual Comparator with Reference; Package: SO; No of Pins: 8; Temperature Range: 0°C to +70°C
AD7893BR2REEL Converter IC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD7893AR-2REEL 制造商:Analog Devices 功能描述:ADC Single SAR 117ksps 12-bit Serial 8-Pin SOIC N T/R 制造商:Analog Devices 功能描述:ADC SGL SAR 117KSPS 12-BIT SERL 8SOIC N - Tape and Reel
AD7893AR-2REEL7 功能描述:IC ADC 12BIT SRL T/H LP 8-SOIC RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):12 采樣率（每秒）:300k 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:75mW 電壓電源:單電源 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:24-SOIC 包裝:帶卷 (TR) 輸入數(shù)目和類型:1 個(gè)單端，單極；1 個(gè)單端，雙極
AD7893AR-3 制造商:Rochester Electronics LLC 功能描述:12-BIT ADC, 8 PIN I.C. - Bulk 制造商:Analog Devices 功能描述:
AD7893AR-5 制造商:Analog Devices 功能描述:ADC Single SAR 117ksps 12-bit Serial 8-Pin SOIC N 制造商:Rochester Electronics LLC 功能描述:12-BIT ADC,8 PIN I.C. - Bulk 制造商:Analog Devices 功能描述:IC 12-BIT ADC
AD7893AR-5REEL 制造商:Analog Devices 功能描述:ADC Single SAR 117ksps 12-bit Serial 8-Pin SOIC N T/R 制造商:Analog Devices 功能描述:ADC SGL SAR 117KSPS 12-BIT SERL 8SOIC N - Tape and Reel
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*