參數(shù)資料
型號(hào)： AD7890SQ
英文描述： 450mA, Low Noise Current Mode Step-Down DC/DC Converter; Package: SSOP; No of Pins: 20; Temperature Range: -40°C to +85°C
中文描述： 立法會(huì)2馬鞍山8通道12位串行數(shù)據(jù)采集系統(tǒng)（191.20十一）
文件頁(yè)數(shù)： 8/20頁(yè)
文件大?。?/td> 191K
代理商： AD7890SQ
REV. B
AD7890
–8–
CONTROL REGISTER
The Control Register for the AD7890 contains 5 bits of informa-
tion as described below. Six serial clock pulses must be provided
to the part in order to write data to the Control Register (seven
if the write is required to put the part in Standby Mode). If
TFS
returns high before six serial clock cycles then no data transfer
takes place to the Control Register and the write cycle will have
to be restarted to write the data to the Control Register. If,
however, the CONV bit of the register (see below) is set to a
Logic 1, then a conversion will be initiated whenever a Control
Register write takes place regardless of how many serial clock
cycles the
TFS
remains low for. The default (power-on) condi-
tion of all bits in the Control Register is 0.
MSB
A2
A1
A0
CONV
STBY
A2
Address Input. This input is the most significant
address input for multiplexer channel selection.
Address Input. This is the 2nd most significant address
input for multiplexer channel selection.
Address Input. Least significant address input for
multiplexer channel selection. When the address is
written to the control register, an internal pulse is
initiated, the pulsewidth of which is determined by
the value of capacitance on the C
EXT
pin. When this
pulse is active, it ensures the conversion process can-
not be activated. This allows for the multiplexer
settling time and track/hold acquisition time before
the track/hold goes into hold and conversion is initi-
ated. In applications where there is an anti-aliasing
filter between MUX OUT and SHA IN, the filter
settling time can be taken into account before the
input at SHA IN is sampled. When the internal pulse
times out, the track/hold goes into hold and conver-
sion is initiated.
Conversion Start. Writing a 1 to this bit initiates a
conversion in a similar manner to the
CONVST
input.
Continuous conversion starts do not take place when
there is a 1 in this location. The internal pulse and
the conversion process are initiated after the sixth
serial clock cycle of the write operation if a 1 is written
to this bit. With a 1 in this bit, the hardware conver-
sion start i.e., the
CONVST
input, is disabled. Writing
a 0 to this bit enables the hardware
CONVST
input.
Standby Mode Input. Writing a 1 to this bit places
the device in its standby or power-down mode. Writ-
ing a 0 to this bit places the device in its normal
operating mode. The part does not enter its standby
mode until the seventh falling edge of SCLK in a
write operation. Therefore, the part requires seven
serial clock pulses in its serial write operation if it is
required to put the part into standby.
A1
A0
CONV
STBY
CONVERTER DETAILS
The AD7890 is an eight-channel, 12-bit, single supply, serial
data acquisition system. It provides the user with signal scaling,
multiplexer, track/hold, reference, A/D converter and versatile
serial logic functions on a single chip. The signal scaling allows
the part to handle
±
10 V input signals (AD7890-10) and 0 V to
4.096 V input signals (AD7890-4) while operating from a single
5 V supply. The AD7890-2 contains no signal scaling and accepts
an analog input range of 0 V to 2.5 V. The part operates from
a 2.5 V reference which can be provided from the part’s own
internal reference or from an external reference source.
Unlike other single chip data acquisition solutions, the AD7890
provides the user with separate access to the multiplexer and the
A/D converter. This means that the flexibility of separate multi-
plexer and ADC solutions is not sacrificed with the one-chip
solution. With access to the multiplexer output, the user can
implement external signal conditioning between the multiplexer
and the track/hold. It means that one antialiasing filter can be
used on the output of the multiplexer to provide the antialiasing
function for all eight channels.
Conversion is initiated on the AD7890 either by pulsing the
CONVST
input or by writing a Logic 1 to the CONV bit of the
Control Register. When using the hardware
CONVST
input, on
the rising edge of the
CONVST
signal, the on-chip track/hold
goes from track to hold mode and the conversion sequence is
started provided the internal pulse has timed out. This internal
pulse (which appears at the C
EXT
pin) is initiated whenever the
multiplexer address is loaded to the AD7890 Control Register.
This pulse goes from high to low when a serial write to the part
is initiated. It starts to discharge on the sixth falling clock edge
of SCLK in a serial write operation to the part. The track/hold
cannot go into hold and conversion cannot be initiated until the
C
EXT
pin has crossed its trigger point of 2.5 V. The discharge
time of the voltage on C
EXT
depends upon the value of capacitor
connected to the C
EXT
pin (see C
EXT
Functioning section). The
fact that the pulse is initiated every time a write to the control
register takes place means that the software conversion start and
track/hold signal is always delayed by the internal pulse.
The conversion clock for the part is generated from the clock
signal applied to the CLK IN pin of the part. Conversion time
for the AD7890 is 5.9
μ
s from the rising edge of the hardware
CONVST
signal and the track/hold acquisition time is 2
μ
s. To
obtain optimum performance from the part, the data read
operation or Control Register write operation should not occur
during the conversion or during 500 ns prior to the next conver-
sion. This allows the part to operate at throughput rates up to
117 kHz in the external clocking mode and achieve data sheet
specifications. The part can operate at slightly higher throughput
rates (up to 127 kHz), again in external clocking mode with
degraded performance (see Timing and Control section). The
throughput rate for self-clocking mode is limited by the serial
clock rate to 78 kHz.
All unused inputs should be connected to a voltage within the
nominal analog input range to avoid noise pickup. On the
AD7890-10, if any one of the input channels which are not
being converted goes more negative than –12 V, it can interfere
with the conversion on the selected channel.
相關(guān)PDF資料
PDF描述
AD7893AR10REEL Ultralow Power Single/Dual Comparator; Package: PDIP; No of Pins: 8; Temperature Range: 0°C to +70°C
AD7893AR10REEL7 Converter IC
AD7893AR2REEL Converter IC
AD7893AR5REEL Converter IC
AD7893BR10REEL Ultralow Power Quad Comparators with Reference; Package: PDIP; No of Pins: 16; Temperature Range: 0°C to +70°C
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD7890SQ-10 功能描述:模數(shù)轉(zhuǎn)換器 - ADC LC2MOS 8CH 12B Data Acquisition System RoHS:否 制造商:Analog Devices 通道數(shù)量: 結(jié)構(gòu): 轉(zhuǎn)換速率: 分辨率: 輸入類型: 信噪比: 接口類型: 工作電源電壓: 最大工作溫度: 安裝風(fēng)格: 封裝 / 箱體:
AD7890SQ-2 功能描述:模數(shù)轉(zhuǎn)換器 - ADC LC2MOS 8CH 12B Data Acquisition System RoHS:否 制造商:Analog Devices 通道數(shù)量: 結(jié)構(gòu): 轉(zhuǎn)換速率: 分辨率: 輸入類型: 信噪比: 接口類型: 工作電源電壓: 最大工作溫度: 安裝風(fēng)格: 封裝 / 箱體:
AD7890SQ-4 功能描述:模數(shù)轉(zhuǎn)換器 - ADC LC2MOS 8CH 12B Data Acquisition System RoHS:否 制造商:Analog Devices 通道數(shù)量: 結(jié)構(gòu): 轉(zhuǎn)換速率: 分辨率: 輸入類型: 信噪比: 接口類型: 工作電源電壓: 最大工作溫度: 安裝風(fēng)格: 封裝 / 箱體:
AD7891AP1 制造商:Analog Devices 功能描述:
AD7891AP-1 功能描述:IC DAS 12BIT 8CH 44-PLCC RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - ADCs/DAC - 專用型 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:50 系列:- 類型:數(shù)據(jù)采集系統(tǒng)（DAS） 分辨率（位）:16 b 采樣率（每秒）:21.94k 數(shù)據(jù)接口:MICROWIRE?，QSPI?，串行，SPI? 電壓電源:模擬和數(shù)字 電源電壓:1.8 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:40-WFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:40-TQFN-EP（6x6） 包裝:托盤
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*