- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄9476 > AD7890AN-10 (Analog Devices Inc)IC DAS 12BIT 8CH 24-DIP PDF資料下載
參數(shù)資料
| 型號： | AD7890AN-10 |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 24/28頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC DAS 12BIT 8CH 24-DIP |
| 標準包裝： | 15 |
| 類型： | 數(shù)據(jù)采集系統(tǒng)（DAS） |
| 分辨率（位）： | 12 b |
| 采樣率（每秒）： | 117k |
| 數(shù)據(jù)接口： | 串行 |
| 電壓電源： | 單電源 |
| 電源電壓： | 5V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 通孔 |
| 封裝/外殼： | 24-DIP（0.300"，7.62mm） |
| 供應(yīng)商設(shè)備封裝： | 24-PDIP |
| 包裝： | 管件 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁當前第24頁第25頁第26頁第27頁第28頁
AD7890
Rev. C | Page 5 of 28
TIMING SPECIFICATIONS
VDD = 5 V ± 5%, AGND = DGND = 0 V, REF IN = 2.5 V, fCLK IN = 2.5 MHz external, MUX OUT connected to SHA IN.
Parameter1, 2
Limit at TMIN, TMAX (A, B, S Versions)
Unit
Conditions/Comments
fCLKIN3
100
kHz min
Master Clock Frequency. For specified performance.
2.5
MHz max
tCLKIN IN LO
0.3 × tCLK IN
ns min
Master Clock Input Low Time.
tCLK IN HI
0 3 × tCLK IN
ns min
Master Clock Input High Time.
tr4
25
ns max
Digital Output Rise Time. Typically 10 ns.
tf4
25
ns max
Digital Output Fall Time. Typically 10 ns.
tCONVERT
5.9
μs max
Conversion Time.
tCST
100
ns min
CONVST Pulse Width.
Self-Clocking Mode
t1
tCLK IN HI + 50
ns max
RFS Low to SCLK Falling Edge.
t25
25
ns max
RFS Low to Data Valid Delay.
t3
tCLK IN HI
ns nom
SCLK High Pulse Width.
t4
tCLK IN LO
ns nom
SCLK Low Pulse Width.
t55
20
ns max
SCLK Rising Edge to Data Valid Delay.
t6
40
ns max
SCLK Rising Edge to RFS Delay.
t76
50
ns max
Bus Relinquish Time after Rising Edge of SCLK.
t8
0
ns min
TFS Low to SCLK Falling Edge.
tCLK IN + 50
ns max
t9
0
ns min
Data Valid to TFS Falling Edge Setup Time (A2 Address Bit).
t10
20
ns min
Data Valid to SCLK Falling Edge Setup Time.
t11
10
ns min
Data Valid to SCLK Falling Edge Hold Time.
t12
20
ns min
TFS to SCLK Falling Edge Hold Time.
External Clocking Mode
t13
20
ns min
RFS Low to SCLK Falling Edge Setup Time.
t145
40
ns max
RFS Low to Data Valid Delay.
t15
50
ns min
SCLK High Pulse Width.
t16
50
ns min
SCLK Low Pulse Width.
t175
35
ns max
SCLK Rising Edge to Data Valid Delay.
t18
20
ns min
RFS to SCLK Falling Edge Hold Time.
t196
50
ns max
Bus Relinquish Time after Rising Edge of RFS.
t19A6
90
ns max
Bus Relinquish Time after Rising Edge of SCLK.
t20
20
ns min
TFS Low to SCLK Falling Edge Setup Time.
t21
10
ns min
Data Valid to SCLK Falling Edge Setup Time.
t22
15
ns min
Data Valid to SCLK Falling Edge Hold Time.
t23
40
ns min
TFS to SCLK Falling Edge Hold Time.
1 Sample tested at 25°C to ensure compliance. All input signals are specified with tr = tf = 5 ns (10% to 90% of 5 V) and timed from a voltage level of 1.6 V.
2 See Figure 10 to Figure 13.
3 The AD7890 is production tested with fCLK IN at 2.5 MHz. It is guaranteed by characterization to operate at 100 kHz.
4 Specified using 10% and 90% points on waveform of interest.
5 These numbers are measured with the load circuit of Figure 2 and defined as the time required for the output to cross 0.8 V or 2.4 V.
6 These numbers are derived from the measured time taken by the data output to change 0.5 V when loaded with the circuit of Figure 2. The measured number is then
extrapolated back to remove effects of charging or discharging the 50 pF capacitor. This means that the times quoted in the timing characteristics are the true bus
relinquish times of the part and as such are independent of external bus loading capacitances.
TO OUTPUT
PIN
2.1V
1.6mA
200A
50pF
01
35
7-
0
02
Figure 2. Load Circuit for Access Time and Bus Relinquish Time
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VE-B1B-IU-F4 | CONVERTER MOD DC/DC 95V 200W |
| LTC1289BCN | IC DATA ACQ SYS 12BIT 3V 20-DIP |
| VE-B1B-IU-F2 | CONVERTER MOD DC/DC 95V 200W |
| VE-B1B-IU-F1 | CONVERTER MOD DC/DC 95V 200W |
| LTC6905CS5-133#TRPBF | IC OSC SILICON 133MHZ TSOT23-5 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD7890AN-2 | 功能描述:IC DAS 12BIT 8CH 24-DIP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - ADCs/DAC - 專用型 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:50 系列:- 類型:數(shù)據(jù)采集系統(tǒng)（DAS） 分辨率（位）:16 b 采樣率（每秒）:21.94k 數(shù)據(jù)接口:MICROWIRE?，QSPI?，串行，SPI? 電壓電源:模擬和數(shù)字 電源電壓:1.8 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:40-WFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:40-TQFN-EP（6x6） 包裝:托盤 |
| AD7890AN-4 | 制造商:Analog Devices 功能描述:ADC Single SAR 117ksps 12-bit Serial 24-Pin PDIP 制造商:Rochester Electronics LLC 功能描述:8 CHANNEL,SERIAL A/D IC - Bulk |
| AD7890ANZ-10 | 功能描述:IC DAS 12BIT 8CH 24-DIP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - ADCs/DAC - 專用型 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:50 系列:- 類型:數(shù)據(jù)采集系統(tǒng)（DAS） 分辨率（位）:16 b 采樣率（每秒）:21.94k 數(shù)據(jù)接口:MICROWIRE?，QSPI?，串行，SPI? 電壓電源:模擬和數(shù)字 電源電壓:1.8 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:40-WFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:40-TQFN-EP（6x6） 包裝:托盤 |
| AD7890ANZ-10 | 制造商:Analog Devices 功能描述:A/D Converter (A-D) IC |
| AD7890ANZ-2 | 功能描述:IC DAS 12BIT 8CH 24-DIP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - ADCs/DAC - 專用型 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:50 系列:- 類型:數(shù)據(jù)采集系統(tǒng)（DAS） 分辨率（位）:16 b 采樣率（每秒）:21.94k 數(shù)據(jù)接口:MICROWIRE?，QSPI?，串行，SPI? 電壓電源:模擬和數(shù)字 電源電壓:1.8 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:40-WFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:40-TQFN-EP（6x6） 包裝:托盤 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。