- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄375240 > AD7890 (Analog Devices, Inc.) 8-Channel, 12-Bit Serial, Data Acquisition System(LC2MOS 8通道12位串行DAS) PDF資料下載
參數(shù)資料
| 型號： | AD7890 |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | 8-Channel, 12-Bit Serial, Data Acquisition System(LC2MOS 8通道12位串行DAS) |
| 中文描述： | 8通道，12位串行，數(shù)據(jù)采集系統(tǒng)（LC2MOS 8通道12位串行DAS）的 |
| 文件頁數(shù)： | 4/20頁 |
| 文件大?。?/td> | 312K |
| 代理商： | AD7890 |
AD7890
–4–
REV. A
TIMNGCHARACTERISTICS
1, 2
Limit at T
MIN
, T
MAX
(A, B, S Versions)
Parameter
Units
Conditions/Comments
f
CLK IN3
100
2.5
0.3
×
t
CLK IN
0 3
×
t
CLK IN
25
25
5.9
100
kHz min
MHz max
ns min
ns min
ns max
ns max
μ
s max
ns min
Master Clock Frequency. For Specified Performance
t
CLK IN LO
t
C4
tr
tf
4
t
CONVERT
t
CST
Self-Clocking Mode
t
1
t
25
t
3
t
4
t
55
t
6
t
76
t
8
Master Clock Input Low T ime
Master Clock Input High T ime
Digital Output Rise T ime. T ypically 10 ns
Digital Output Fall T ime. T ypically 10 ns
Conversion T ime
CONVST
Pulse Width
t
CLK IN HI
+ 50
25
t
CLK IN HI
t
CLK IN LO
20
40
50
0
t
CLK IN
+ 50
0
20
10
20
ns max
ns max
ns nom
ns nom
ns max
ns max
ns max
ns min
ns max
ns min
ns min
ns min
ns min
RFS
Low to SCLK Falling Edge
RFS
Low to Data Valid Delay
SCLK High Pulse Width
SCLK Low Pulse Width
SCLK Rising Edge to Data Valid Delay
SCLK Rising Edge to
RFS
Delay
Bus Relinquish T ime after Rising Edge of SCLK
TFS
Low to SCLK Falling Edge
t
9
t
10
t
11
t
12
Data Valid to
TFS
Falling Edge Setup T ime (A2 Address Bit)
Data Valid to SCLK Falling Edge Setup T ime
Data Valid to SCLK Falling Edge Hold T ime
TFS
to SCLK Falling Edge Hold T ime
External-Clocking Mode
t
13
t
145
t
15
t
16
t
175
t
18
t
196
t
19A6
t
20
t
21
t
22
t
23
20
40
50
50
35
20
50
90
20
10
15
40
ns min
ns max
ns min
ns min
ns max
ns min
ns max
ns max
ns min
ns min
ns min
ns min
RFS
Low to SCLK Falling Edge Setup T ime
RFS
Low to Data Valid Delay
SCLK High Pulse Width
SCLK Low Pulse Width
SCLK Rising Edge to Data Valid Delay
RFS
to SCLK Falling Edge Hold T ime
Bus Relinquish T ime after Rising Edge of
RFS
Bus Relinquish T ime after Rising Edge of SCLK
TFS
Low to SCLK Falling Edge Setup T ime
Data Valid to SCLK Falling Edge Setup T ime
Data Valid to SCLK Falling Edge Hold T ime
TFS
to SCLK Falling Edge Hold T ime
NOT ES
1
Sample tested at –25
°
C to ensure compliance. All input signals are specified with tr = tf = 5 ns (10% to 90% of 5 V) and timed from a voltage level of 1.6 V.
2
See Figures 8 to 11.
3
T he AD7890 is production tested with f
at 2.5 MHz. It is guaranteed by characterization to operate at 100 kHz.
4
Specified using 10% and 90% points on waveform of interest.
5
T hese numbers are measured with the load circuit of Figure I and defined as the time required for the output to cross 0.8 V or 2.4 V.
6
T hese numbers are derived from the measured time taken by the data output to change 0.5 V when loaded with the circuit of Figure 1. T he measured number is then
extrapolated back to remove effects of charging or discharging the 50 pF capacitor. T his means that the times quoted in the timing characteristics are the true bus re-
linquish times of the part and as such are independent of external bus loading capacitances.
50pF
TO OUTPUT
PIN
200μA
1.6mA
+2.1V
Figure 1. Load Circuit for Access Time and Bus Relinquish Time
(V
DD
= +5 V
6
5%, AGND = DGND = 0 V, REF IN= +2.5 V, f
CLK IN
= 2.5 MHz external, MUX OUT
connected to SHA IN)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD7927 | 8-Channel, 200 kSPS, 12-Bit ADC with Sequencer in 20-Lead TSSOP |
| AD7927BRU | 8-Channel, 200 kSPS, 12-Bit ADC with Sequencer in 20-Lead TSSOP |
| AD7934 | 4-Channel, 1.5 MSPS, 12-Bit and 10-Bit Parallel ADCs with a Sequencer |
| AD7934BRU | 4-Channel, 1.5 MSPS, 12-Bit and 10-Bit Parallel ADCs with a Sequencer |
| AD7933 | 4-Channel, 1.5 MSPS, 12-Bit and 10-Bit Parallel ADCs with a Sequencer |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD7890ACHIPS-2 | 功能描述:Data Acquisition System (DAS) 12 bit 117k SPI Die 制造商:analog devices inc. 系列:- 包裝:管件 零件狀態(tài):上次購買時(shí)間 類型:數(shù)據(jù)采集系統(tǒng)（DAS） 分辨率（位）:12 b 采樣率（每秒）:117k 數(shù)據(jù)接口:SPI 電壓源:單電源 電壓 - 電源:5V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:模具 供應(yīng)商器件封裝:模具 標(biāo)準(zhǔn)包裝:1 |
| AD7890AN-10 | 功能描述:IC DAS 12BIT 8CH 24-DIP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - ADCs/DAC - 專用型 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:50 系列:- 類型:數(shù)據(jù)采集系統(tǒng)（DAS） 分辨率（位）:16 b 采樣率（每秒）:21.94k 數(shù)據(jù)接口:MICROWIRE?，QSPI?，串行，SPI? 電壓電源:模擬和數(shù)字 電源電壓:1.8 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:40-WFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:40-TQFN-EP（6x6） 包裝:托盤 |
| AD7890AN-2 | 功能描述:IC DAS 12BIT 8CH 24-DIP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - ADCs/DAC - 專用型 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:50 系列:- 類型:數(shù)據(jù)采集系統(tǒng)（DAS） 分辨率（位）:16 b 采樣率（每秒）:21.94k 數(shù)據(jù)接口:MICROWIRE?，QSPI?，串行，SPI? 電壓電源:模擬和數(shù)字 電源電壓:1.8 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:40-WFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:40-TQFN-EP（6x6） 包裝:托盤 |
| AD7890AN-4 | 制造商:Analog Devices 功能描述:ADC Single SAR 117ksps 12-bit Serial 24-Pin PDIP 制造商:Rochester Electronics LLC 功能描述:8 CHANNEL,SERIAL A/D IC - Bulk |
| AD7890ANZ-10 | 功能描述:IC DAS 12BIT 8CH 24-DIP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - ADCs/DAC - 專用型 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:50 系列:- 類型:數(shù)據(jù)采集系統(tǒng)（DAS） 分辨率（位）:16 b 采樣率（每秒）:21.94k 數(shù)據(jù)接口:MICROWIRE?，QSPI?，串行，SPI? 電壓電源:模擬和數(shù)字 電源電壓:1.8 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:40-WFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:40-TQFN-EP（6x6） 包裝:托盤 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。